-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueBreaking High-speed Material Constraints
Do you need specialty materials for your high-speed designs? Maybe not. Improvements in resins mean designers of high-speed boards can sometimes use traditional laminate systems. Learn more in this issue.
Level Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Calculation of Frequency-Dependent Effective Roughness Dielectric Parameters for Copper Foil Using Equivalent Capacitance Models
January 2, 2019 | Marina Y. Koledintseva, Metamagnetics Inc.*, and Tracey Vincent, CST of AmericaEstimated reading time: 20 minutes
Applying the same image processing technique as for the roughness magnitude extraction, but performing summation for each column of pixels, one can get the volume concentration of metallic inclusions in the transition between pure dielectric to pure metal. Figure 5 shows the function for different types of foils. It is seen that 0% concentration corresponds to dielectric matrix, while 100% to smooth copper. The transitions are comparatively smooth – the left-hand front corresponds to the foil side, and the right-hand side to the "oxide" side. The smoother the conductor side, the more abrupt the metallic concentration slope is.
Figure 5: Volume concentration of metallic inclusions in black oxide STD (a), VLP (b), and HVLP (c) foil on PPO blend substrate.
The profiles on the foil and oxide sides can be fitted using exponential or polynomial functions as is shown in Figures 6-8. For simplicity of calculating integrals analytically in (5), (6), and (12), the exponential approximation will be further used. Note that the parameter b herein is the same as K1 in (1). The approximation data for a number of studied samples of black-oxide foils on PPO Blend substrates are presented in Table 1. The parameter δrms herein is the root-mean-square error at the approximation.
Figure 6: Approximation of volume concentration of metallic inclusions as a function of D distance from the smooth conductor: "foil" side (a) and "oxide" side (b) on STD foil.
Figure 7: Approximation of volume concentration of metallic inclusions as a function of distance from the smooth conductor: “foil” side (a) and “oxide” side (b) on VLP foil.
Figure 8: Approximation of volume concentration of metallic inclusions as a function of distance from the smooth conductor: “foil” side (a) and “oxide” side (b) on HVLP foil.
Table 1: Exponential approximation of profile functions on “foil” and “oxide” sides of copper foils.
Calculation of ERD Parameters Using the Proposed Analytical Model
The proposed equivalent capacitance model was applied to calculate the ERD parameters of the three types of foils as in Table 1. Figures 9-11 show the calculated frequency dependences for DKr and DFr of the corresponding ERD layers. The thicknesses of the layers are also determined from the metallic concentration profiles. Note that in the previous publications [4], [6], [13], [14], the ERD parameters were independent of frequency. However, the new analytical model shows that there is frequency dependence. The ERD parameters for the STD foil on its “foil” and “oxide” sides differ significantly because the “foil” side is much rougher than the “oxide” side. The corresponding differences for the sides on the VLP and HVLP foils do not differ that much, though they are not equal. Though the extracted ERD parameters for the VLP foil herein are close to those of the HVLP, the thicknesses of the layers to be modeled differ: the HVLP layers are thinner than VLP. Note that the calculated ERD results are not the same as reported in [10], because the test samples studied herein are different from those in [13].
In the present study, the roughness parameters of HVLP and VLP samples are not much different, while in [13] the VLP and HVLP foils are quite distinct.
Figure 9: Effective roughness dielectric parameters as functions of frequency for STD foil: DKr (a) and DFr (b).
Figure 10: Effective roughness dielectric parameters as functions of frequency for VLP foil: DKr (a) and DFr (b).
Figure 11: Effective roughness dielectric parameters as functions of frequency for HVLP foil: DKr (a) and DFr (b).
Numerical Simulations Based on Analytically Calculated ERD
The measured insertion loss |S21|, dB and time delay t on a transmission line, i.e., a single-ended stripline, increase as conductor roughness magnitude increases, and hence, the values DKr and DFr of the corresponding ERD layers increase. This is illustrated by Figure 12.
Figure 12: Insertion loss (a) and time delay (b) on 16-inch stripline with PPO blend dielectric and different foil types.
Page 3 of 4
Suggested Items
DuPont Showcases AI Innovations Featuring Advanced Interconnects at 2024 International Electronic Circuits Exhibition
05/13/2024 | DuPontDuPont announced it will showcase its comprehensive range of advanced circuit materials and solutions at the 2024 International Electronic Circuits Exhibition in Shanghai. With a product portfolio that includes fine line, signal integrity, power and thermal management, DuPont will exhibit at Booth #8L06 at the National Exhibition and Convention Center (NECC) from May 13 to 15.
MKS’ Atotech to Participate in ECTC
05/10/2024 | MKS’ AtotechAt this year’s 74th IEEE Electronic Components and Technology Conference (ECTC), MKS’ Atotech will present and demonstrate its latest product and service innovations.
The Chemical Connection: Reducing Etch System Water Usage, Part 2
05/02/2024 | Don Ball -- Column: The Chemical ConnectionIn my last column, I reviewed some relatively simple ways to reduce water usage in existing etch systems: cutting down cooling coil water flow, adding chillers to replace plant water for cooling, lowering flow rate nozzles for rinses, etc. This month, I’ll continue with more ways to control water usage in your etcher. Most of these are not easily retrofittable to existing equipment but should be given serious consideration when new equipment is contemplated. With the right combination of add-ons, it is possible to bring the amount of water used in an etch system to almost zero.
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
04/24/2024 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board (PCB) is the primary base element for providing the interconnect platform for mounting and electrically joining electronic components. When assessing PCB design complexity, first consider the component area and board area ratio. If the surface area for the component interface is restricted, it may justify adopting multilayer or multilayer sequential buildup (SBU) PCB fabrication to enable a more efficient sub-surface circuit interconnect.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.