-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Calculation of Frequency-Dependent Effective Roughness Dielectric Parameters for Copper Foil Using Equivalent Capacitance Models
January 2, 2019 | Marina Y. Koledintseva, Metamagnetics Inc.*, and Tracey Vincent, CST of AmericaEstimated reading time: 20 minutes
(7)
If the imaginary part is represented through the equivalent conductivity, the corresponding equivalent conductivity is,
(8)
This conductivity will not be high, because it is coming from a lossy effective roughness dielectric in the dielectric phase. Its value is on the order of 10-2 S, which is similar to a comparatively lossy dielectric.
However, in Region II, the conductivity increases exponentially towards smooth copper level until it reaches the conductivity of the pure copper used on a PCB. Therefore,
(9)
where K2 is the exponent parameter for conductivity after percolation, and it can be solved from the equation, when σp reaches the level at the beginning of percolation, e.g., σp = 0.01σCu. Percolation threshold is assumed to be 25% of volume concentration of metallic inclusions in the epoxy-resin fiber-filled dielectric matrix [23]. As a reminder, T is the entire thickness of the ERD layer.
Then the conductivity profile function with respect to the coordinate z will be,
(10)
The dielectric profile function in the second conducting layer will be defined as,
(11)
The effective permittivity of the two lossy dielectric layers is calculated through the equivalent capacitor containing two capacitors in series. Both capacitors have gradient fillers. The filler of the first layer is in the non-conducting dielectric phase, and the other is close to percolation, i.e., conducting phase.
(12)
From (12), separating real and imaginary parts, the following ERD parameters can be calculated: DKr = εeff’ and DFr= tan δeff = εeff’'/εeff’.
Metal Inclusion Profiles in Different Foils
Cross-sectional microscopic (SEM or optical) analysis is used to characterize roughness profile of the foil. For this purpose, typically a signal trace is cut perpendicular to the direction of the electromagnetic wave propagation. The procedure of image processing is described in detail in [17,18,19]. An example of a binary (black-and-white) image of the trace cross-section of VLP foil on PPO Blend substrate is shown in Figure 1. The bottom ("foil", or "matte") side of this foil is rougher that the top ("oxide", or "drum") side.
Figure 1: Binary image of the cross-section of the signal trace of black oxide VLP foil on PPO blend substrate.
The surface roughness profile can be extracted and then quantified using digital image processing based on the analysis of pixels [16]. The average peak-to-valley magnitude of the roughness profile corresponding to the bottom of Figure 1 is shown in Figure 2.
Figure 2: An example of foil roughness profile extracted from the bottom side of the binary image.
Foil surface roughness has the stochastic nature, therefore, along with peak-to-valley values, it can be characterized it in terms of the probability density function (PDF) and autocorrelation function (ACR). Corresponding PDF and ACR curves for VLP foil type are presented in Figure 3. The PDF shows that copper foil surface roughness has normal (Gaussian) distribution, and from ACR it is clearly seen that the roughness is uncorrelated and does not contain any periodicity.
Figure 3: Probability density function histogram (a) and autocorrelation function (b) corresponding to roughness profile in Figure 2.
In many cases (though not always), surface roughness is isotropic, i.e., the PDF is invariant with respect to any direction of the wave propagation. Since the parameters of PDF can be obtained from the profile, the roughness 3D profile can be reconstructed for the future investigation using, for example, Gaussian filter, or any other low-pass filter widely used in digital image processing. The parameters of this filter should be adjusted to get the best correlation with the measured roughness profile [24].
Figure 4: 3D roughness profile surface generated using PDF and Gaussian filter.
Page 2 of 4
Suggested Items
The Chemical Connection: Reducing Etch System Water Usage, Part 2
05/02/2024 | Don Ball -- Column: The Chemical ConnectionIn my last column, I reviewed some relatively simple ways to reduce water usage in existing etch systems: cutting down cooling coil water flow, adding chillers to replace plant water for cooling, lowering flow rate nozzles for rinses, etc. This month, I’ll continue with more ways to control water usage in your etcher. Most of these are not easily retrofittable to existing equipment but should be given serious consideration when new equipment is contemplated. With the right combination of add-ons, it is possible to bring the amount of water used in an etch system to almost zero.
Designer’s Notebook: What Designers Need to Know About Manufacturing, Part 2
04/24/2024 | Vern Solberg -- Column: Designer's NotebookThe printed circuit board (PCB) is the primary base element for providing the interconnect platform for mounting and electrically joining electronic components. When assessing PCB design complexity, first consider the component area and board area ratio. If the surface area for the component interface is restricted, it may justify adopting multilayer or multilayer sequential buildup (SBU) PCB fabrication to enable a more efficient sub-surface circuit interconnect.
Insulectro’s 'Storekeepers' Extend Their Welcome to Technology Village at IPC APEX EXPO
04/03/2024 | InsulectroInsulectro, the largest distributor of materials for use in the manufacture of PCBs and printed electronics, welcomes attendees to its TECHNOLOGY VILLAGE during this year’s IPC APEX EXPO at the Anaheim Convention Center, April 9-11, 2024.
ENNOVI Introduces a New Flexible Circuit Production Process for Low Voltage Connectivity in EV Battery Cell Contacting Systems
04/03/2024 | PRNewswireENNOVI, a mobility electrification solutions partner, introduces a more advanced and sustainable way of producing flexible circuits for low voltage signals in electric vehicle (EV) battery cell contacting systems.
Heavy Copper PCBs: Bridging the Gap Between Design and Fabrication, Part 1
04/01/2024 | Yash Sutariya, Saturn Electronics ServicesThey call me Sparky. This is due to my talent for getting shocked by a variety of voltages and because I cannot seem to keep my hands out of power control cabinets. While I do not have the time to throw the knife switch to the off position, that doesn’t stop me from sticking screwdrivers into the fuse boxes. In all honesty, I’m lucky to be alive. Fortunately, I also have a talent for building high-voltage heavy copper circuit boards. Since this is where I spend most of my time, I can guide you through some potential design for manufacturability (DFM) hazards you may encounter with heavy copper design.