Enhancing Thermal Performance of CSP Integrated Circuits


Reading time ( words)

In the portable electronics market, power management integrated circuits (PMICs) are increasingly found being packaged into ball grid array (BGA) and chip scale packages (CSP) for their lower material costs, improved electrical performance (no bond wire impedances), and smaller form factors. These advantages do not come without compromise: The silicon die of CSPs are no longer in direct contact with large heat-spreading thermal paddles (E-PADs) used for electrical and thermal conduction.

This is the primary performance trade-off; because the IC substrate is not in contact with an E-PAD there is no high-conductivity direct thermal connection from the substrate to the heat-spreading copper planes on the PCB. This article will discuss PCB level methods that will lower the operating temperature of CSP devices by examining methods to transfer heat from the source and transport it to the ambient environment by lowering thermal resistance of the CSP IC. There are usually multiple ways to enhance the performance while simultaneously lowering the operating temperature that can be incorporated into new boards or revisions of existing boards.

In order to meet size and weight requirements, constraints of portable electronic designs often force PCB designers to reduce the size of components and PCB real estate area. To meet these demands, the use of CSP packages to shrink the PCB area needed is a common change in designs. As a result of the reduction of total PCB area, the available options to move heat and route high-power PCB traces is also reduced. Furthermore, the thermal performance cannot be matched when a QFN is compared to an equivalent CSP package; therefore, it is imperative that the PCB is designed to optimize heat transfer from the CSP to the PCB, which in turn dissipates it into the atmosphere. The parameter measuring the heat conductivity is the junction-to-ambient thermal resistance specification, Theta-JA (ӨJA (˚C/W)).  

To read this entire article, which appeared in the January issue of The PCB Design Magazine, click here.

Share


Suggested Items

Lee Ritchey On the Future of PCB Design

12/11/2017 | Barry Matties, Publisher, I-Connect007
I spoke with long-time PCB design instructor and Right the First Time author Lee Ritchey during the recent AltiumLive event in Germany. Lee and I discussed everything from the advice he offers to young PCB designers to his thoughts on where the industry is going and what’s missing from today’s electrical engineering curriculum.

Who Really Owns the PCB Layout?

12/13/2017 | Paul Taubman, Nine Dot Connects
In order to understand the current climate, we have to look at the division of labor that took place in electronic design about 40 years ago. The labor was divided into two processes, with the first being the design itself. This process was (and still is) owned by the electrical engineers. Though circuit design has changed, the methods for representing the circuit have not. Paul Taubman of Nine Dot Connects explains.

Cannonballs, eBooks, and Signal Integrity

12/04/2017 | Andy Shaughnessy and Pete Starkey, I-Connect007
I-Connect007 editors Andy Shaughnessy and Pete Starkey recently met with Polar Instruments Managing Director Martyn Gaudion at productronica. They discussed the success of "The Printed Circuit Designer’s Guide to…Secrets of High-Speed PCBs," the ongoing challenge of facilitating communication between designers and fabricators, and the influence of chemical bond-enhancement processes on insertion loss.



Copyright © 2017 I-Connect007. All rights reserved.