Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

This Month in Design007 Magazine: HDI Design, Landless Vias, VeCS, and More

11/09/2020 | I-Connect007 Editorial Team
Andy Shaughnessy, Happy Holden, and Dan Feinberg recently met with James Hofer, general manager of Accurate Circuit Engineering, to discuss via design techniques and via reliability from the fabricator’s viewpoint. As Hofer explained, even with open lines of communication between the designer and the board shop, there are plenty of variables to contend with regarding proper via design, especially when working with PTFE materials.

Real Time with… Altium Live Europe 2020: Rick Hartley’s Secrets of PCB Optimization

10/29/2020 | Pete Starkey, I-Connect007
As Lawrence Romine said in his introduction, “There’s that moment when you sit in the crowd and hear Mr. Rick Hartley speak that you know you’ve arrived in PCB design.” With 50 years in the industry focused on circuit and PCB design—and as a specialist in EMI, noise, and signal integrity issues—Rick Hartley was invited to talk about PCB optimization. Pete Starkey provides an overview of the presentation.

Real Time with… AltiumLive Europe 2020: Eric Bogatin’s ‘Unlearning’ Keynote

10/27/2020 | Pete Starkey, I-Connect007
Pete Starkey admits to not being a Star Wars freak, but he was impressed by Yoda’s iconic wisdom and philosophy and intrigued by his advice that, “You must unlearn what you have learned.” Here, he describes how attending Dr. Eric Bogatin’s keynote at the AltiumLive Europe 2020 Virtual Summit was an enlightening experience.



Copyright © 2020 I-Connect007. All rights reserved.