Reading time ( words)
Most high-speed serial links don’t get verified once routing is complete because the process is time-consuming and skill-intensive, and SI experts are in short supply. As a result, most serial channels are laid out according to rules, verified through manual inspection and released to fabrication without thorough analysis. Unverified channels can result in lengthy (and hectic) prototype debugging, board spins and schedule slips. Until now, there has been no other choice.
This paper discusses an automated post-route verification process with HyperLynx that can verify all the channels in a design for detailed compliance with a SerDes protocol standard automatically, overnight. This allows designers to find problems early in the layout process when they’re easier to correct, and release designs for fabrication with confidence, knowing all their serial channels have been verified.
For more information or to download this free white paper, click here.
Share
Suggested Items
03/09/2023 |
Anaya Vardya, American Standard Circuits
One of the biggest challenges facing PCB designers is not understanding the cost drivers in the PCB manufacturing process. The next final finishes to discuss in this series is OSP. As with all surface finishes there are pros and cons with the decision of which to use. It is a combination of application, cost, and the properties of the finish. OSP is RoHS-compliant as there is zero lead content in the finish.
12/29/2022 |
Andy Shaughnessy, Design007 Magazine
Jim van den Hogen has been teaching PCB designers and design engineers about fabrication processes for decades. Twenty years ago, I had the opportunity to see a class of his at PCB West; even back then, the room was jammed with designers eager to learn more about DFM techniques. Now Jim is bringing his teaching expertise to IPC APEX EXPO 2023 this January with a similar class directed at PCB designers. I asked Jim to give us a sneak peek into his curriculum and to share what he hopes attendees will take away from his class, as well as his thoughts on how to best bridge the gap between design and fabrication.
12/22/2022 |
Andy Shaughnessy, Design007 Magazine
Paul Cooke, the senior director of business development for Ventec International Group, is presenting a class at IPC APEX EXPO 2023 that looks at workflow challenges in fabrication, and the myriad drivers that can affect yield, reliability, and cost. Here he discusses the details of this Professional Development course, what he hopes attendees will take away, and why designers and design engineers would benefit from this class.
