Stephen Chavez and Happy Holden on Designing Reliable Vias


Reading time ( words)

Andy Shaughnessy and Happy Holden speak with Stephen Chavez, a staff engineer with an aerospace company and chairman of the Printed Circuit Engineering Association (PCEA), about designing vias for greater reliability. They also address several areas where they can look to improve reliability, a variety of steps that designers should take to help ensure more robust vias, and some testing and educational resources that PCB designers and design engineers should be aware of.

Andy Shaughnessy: Welcome, gentlemen. Companies keep having problems with vias. Some OEMs will send out a dozen test boards with different-sized vias to a dozen different fabricators, and they’ll come back built a dozen different ways. What can the designers do? What are your thoughts on via design for reliability?

Stephen Chavez: My initial thought on this is that at the earliest stages of the design cycle, communication with your suppliers is an extremely important part of your overall PCB design success. Collaborating with your supplier to lock in your PCB stackup is also a vital step in the early stages of your design. This leads to solidifying your constraints before parts are placed and any traces are routed, which includes the types of via technology that will be implemented in the design. By collaborating with your suppliers and applying industry best practices for PCB design, the odds of achieving a robust, high-reliability DFM design is very good.

As today’s printed circuit engineers strive to meet today’s challenges, there are three competing perspectives for success when designing PCBs: design for layout solvability (DFS); design for performance (DFP), meaning SI/ EMC, power delivery, and thermal; and design for manufacturability (DFM). In the end, the main goal is to get it right the first time. Make Revision 1 work by maximum placement and routing density, optimum electrical performance, and efficient, defect‐free manufacturing to achieve high yield and lower cost.

When I talk about meeting today’s challenges when designing multilayer PCBs while keeping in mind the three competing perspectives for success, the via strategy and quality of the via structure is very important. No matter which via technology you utilize in your design—whether it is standard PTH, HDI, microvias, or a combination of the three—you want it designed so that the via is in the board fabricator’s sweet spot while meeting your design requirements and DFM for downstream optimization. If you’re not doing that, you’ll be having a lot of problems. I am still surprised to find there are many people who aren’t talking to their suppliers, and they’re just throwing the design over the fence.

Then, you have to understand the material you’re choosing. Are you choosing the right material for your application and the widget that you’re building? Are you designing in the core sweet spots for success, or are you pushing the rail on complexity? You had better be speaking and understanding the industry terminology and language when talking to your supplier to make sure that you’re on the same page so that there are no surprises at the end.

Happy Holden: If an OEM is naïve enough to send a board out to multiple vendors, they shouldn’t be surprised that they’ll come back different because every fabricator optimizes drilling, desmear, metallization, and plating to be as reliable as they can possibly make it. But because of the multiple vendors, machines, and processes, there are 10,000 different permutations and combinations that make up every multilayer. An OEM deserves whatever they lose if that’s the way they’re going to manage their supply chain. They should develop a qualification process that’s statistically significant, but they won’t, and the fabricators won’t tell them that they’re foolish.

To read this entire interview, which appeared in the November 2020 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Just Ask Heidi Barnes: The Exclusive Compilation

01/15/2021 | I-Connect007 Editorial Team
We asked for your questions for Keysight Technologies' Heidi Barnes, and you took us up on it! We know you all enjoyed reading these questions and answers, so we’ve compiled all of them into one article for easy reference. We hope you enjoy having another bite at the apple.

TTM’s Approach to Stackup Design: Train the Customer

01/12/2021 | I-Connect007 Editorial Team
In this interview with the I-Connect007 Editorial Team, TTM’s Julie Ellis and Richard Dang drill down into stackup design, detailing some of the common stackup challenges that their customers face when designing for both prototype and volume levels, and offering advice to designers or engineers who are struggling with stackup issues. They also discuss why having too many different prepregs in a stackup can be asking for trouble, and how proper stackup design can optimize both the fabrication and assembly processes.

Cutting Respins: Journey to the Single-spin PCB

01/07/2021 | Chris Young, The Goebel Company
PCB design is more than a short sprint to the finish line; it is a journey best suited for the prepared adventurer. According to a study by Lifecycle Insights, the average PCB design project requires 2.9 respins. These respins can cost anywhere from tens of thousands to millions of dollars—each! As an engineer/business owner, I find respins frustrating because I would rather spend my time and money applying scientific principles inventing, improving technology, and solving problems. I am not an advocate for perfectionism, but rather I focus on becoming a better adventurer. Sometimes I get to taste the sweet wine that is a single spin PCB. As fellow adventurers, let’s discuss some topics that influence unnecessary return trips on our PCB design journey: simulation, technical reviews, and interest in PCB design.



Copyright © 2021 I-Connect007. All rights reserved.