Just Ask Happy: Calculating Trace Temps in a Vacuum

Reading time ( words)

We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Q: For space applications (without air), how should we calculate external layer current-carrying traces against the IPC-2221 (formerly IPC-D-275) charts?

A: I have never studied that, so I turned this question over to an expert, my friend Mike Jouppi, former committee chair of IPC-2152 Standard for Determining Current Carrying Capacity in Printed Board Design. This standard will provide many answers to your questions. Mike wrote Chapters 22 and 23 in the seventh edition of the Printed Circuits Handbook, edited by Clyde F. Coombs and me.

Mike answered: I'm a mechanical engineer who worked as a career thermal analyst. The charts in IPC-2152 in almost all cases will be conservative (both air and vacuum environments). The vacuum is for space environments. The purpose behind these charts is misconstrued by most users. My intention when they were developed was to use these charts as a baseline for developing thermal models that could be used to better understand the actual temperature rise of conductors in actual designs, which I did for my own design purposes. The concept did not catch on.

There is a significant difference between the temperature rise in a conductor, tested per IPC-TM-2.5.4.1a, and most PWB design configurations. The reason is that most designs have copper ground and power planes that conduct energy away from the traces. In addition, most designs in space applications have a significant conduction path from the PWB through-bolted fasteners or wedge locks to a sink.

Since the question does not include IPC-2152, I would recommend researching IPC-2152 and accounting for the power dissipations in the traces in the thermal design. I also recommend accounting for the conductor power dissipation in all designs, especially if the designers are not familiar with sizing parallel conductors. Parallel conductors are easily managed with accounting for conductor losses (power dissipation). FYI: It was the power dissipation in conductors that motivated me to lead the development of IPC-2152.

To pose your own question for Happy Holden, take the survey by clicking here.

03/26/2021 | Nick Barbin, Optimum Design Associates

The proverbial saying “garbage in, garbage out” holds true in the electronic product development world. PCB designers stand squarely in the middle of a busy information intersection flowing with inputs and outputs. Missing or bad information at the beginning of a design project will undoubtedly lead to board re-spins, increased costs, and most importantly, a delayed product release. The same can be said about the PCB designer who doesn’t provide a fully checked and comprehensive data package to the downstream manufacturers, i.e., “throwing it over the fence.”

02/25/2021 | Andy Shaughnessy, Design007

Andy Shaughnessy chats with Lawrence Romine about Altium’s new subscription model for their Altium 365 platform. They discuss what this means for existing and future Altium customers, and some of the drivers leading to this development, including evolving use patterns among customers during the pandemic.

02/01/2021 | Eric Bogatin, University of Colorado, Boulder

Rarely do we have the luxury of designing a board just for connectivity. When interconnects are not transparent, we must engineer them to reduce the noise they can generate. This is where design for signal integrity, power integrity and EMC—collectively high-speed digital engineering—are so important. Eric Bogatin offers seven tips for stackup design.