Sign Up Now for Orange Co. Designers Council Chapter Meeting Jan. 21

Reading time ( words)

The Orange County Chapter of the IPC Designers Council will hold a Lunch and Learn meeting on Tuesday, January 21, 2020, from 11:30 a.m. to 1:30 p.m. The guest speaker is Gerry Partida, senior field application engineer with Summit Interconnect.

Gerry will present "Microvias: Have You Designed for Reliability? How to detect weak microvias and avoid costly assembly defects and customer field failures."

As component pin densities get tighter with each passing year, designers have been pushed to the use of HDI with more microvias and blind/buried via structures. As a result, tighter via densities and signal integrity requirements in printed boards have revealed reliability concerns with microvia structures in high performance products. Avoiding post fabrication microvia failures is critical to the success of your products and there are things that designers need to know.

Gerry’s presentation will review concerns and reliability testing of microvias. He will provide an overview of the HDI processes and present the use of current test methods and the superiority of testing with IPC-D-coupon and IPC-TM-650 test methods 2.6.7.2 and 2.6.27. He will also discuss the warning statement in the forthcoming IPC-6012E, Qualification and Performance Specification for Rigid Printed Boards.

Location
Harvard Athletic Park (The multi-purpose room is at the South end of the athletic fields)
14701 Harvard Ave.
Irvine, California 92606       

The cost to attend this Lunch and Learn event is $10 at the door. We are pleased to have Mentor’s sponsorship of our event by helping us with the cost of the luncheon. 

Please RSVP no later than noon on Monday, January 20, so we can get a good headcount. 

To RSVP:

Click here to RSVP, or email your RSVP to  terri_kleekamp@mentor.com

04/30/2021 | Ed Acheson, Cadence Design Systems

With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

04/29/2021 | Andy Shaughnessy, Design007 Magazine

Andy Shaughnessy recently spoke with PCEA’s Scott McCurdy and Tomas Chester about the organization’s plans for its second year. They explained that they plan to add new chapters and members, especially younger engineers like Tomas.

04/19/2021 | I-Connect007 Editorial Team

Nolan Johnson and Happy Holden speak with Sarah Czaplewski, whose team at IBM won the Best Technical Paper award at this year’s IPC APEX for “Signal Integrity, Reliability, and Cost Evaluation of PCB Interlayer Crosstalk Reduction.”