-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Design Rule Checks Cut Down Board Respins
September 24, 2019 | Rebecca Lord and John McMillan, Mentor, a Siemens businessEstimated reading time: 1 minute
PCB designs commonly undergo multiple respins as a result of inconspicuous signal integrity (SI), power integrity (PI), and electromagnetic interference (EMI) violations. At an average cost of nearly $28,000 per respin, ensuring that a given design meets its performance, time to market, and cost goals is imperative. To help eliminate complicated and difficult-to-diagnose layout violations, some PCB tool suites offer unique electrical design rule checks (DRC).
When using DRC analysis as part of the PCB design process, engineers can ensure that their PCBs fall within the proper constraints for a multitude of different, advanced electrical design rules. The DRC tool contains fully-customizable SI, PI, EMI, and safety rule checks that enable designers to quickly identify and correct violations well-before starting the manufacturing process. By running DRC analysis, it is possible to eliminate error-prone manual inspection and reduce costly design respins that impact the product’s time to market and the company’s profitability.
To illustrate the power of utilizing a PCB design tool with tightly-integrated DRC analysis, we will use the BeagleBone Black as an example. The BeagleBone Black is a low-power, open-source, single-board computer produced by Texas Instruments and commonly used by both developers and hobby enthusiasts alike. This development board consists of a TI Sitara processor, providing a combination of performance, power, and peripherals to help drive down system cost, simplify design, and expand connectivity within the overall BeagleBone Black design. In addition to the TI Sitara processor, the board consists of 512 MB DDR3 RAM and 2GB of flash as well as a number of physical interfaces and other features.
Tightly Linked DRC and PCB Layout Interfaces
Because the layout and DRC tools are fully integrated, a PCB design can be loaded into DRC directly from the PCB layout window. The rules within DRC are sorted into specific categories—SI, PI, EMI, and safety. And each individual rule contains a descriptive overview page, making it easy for designers to select the most important tests to run on their PCB layout.
To read this entire article, which appeared in the August 2019 issue of Design007 Magazine, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.