Moving From 28 Gbps NRZ to 56 Gbps PAM-4: Is it a Free Lunch?


Reading time ( words)

The usual way of signaling through PCB interconnects is a two-level pulse, an encoding of 1s and 0s or bits, named NRZ (non-return-to-zero) or PAM-2 line code type. Increasing the data rate with the NRZ code type presents some obstacles. For a 28 Gbps NRZ signal, the bit time is about 35.7 ps with the main spectral lobe below 28 GHz. For a 56 Gbps NRZ signal, the bit time is about 17. 86 ps, with the main spectral lobe below 56 GHz.

One can feel the problem already: Getting PCB interconnect analysis and measurements up to 56 GHz and beyond is very challenging, to say the least. In addition, the expected attenuation (dielectric, conductor and roughness losses) would also be an obstacle for 56 GHz NRZ. To reduce the bandwidth of the signal, pulse amplitude modulation with four levels (PAM-4) is being used more frequently on production boards.

Instead of single bits, symbols 00, 01, 10, and 11 are coded by four levels of the pulse and the symbol time is twice as large as the bit time for NRZ signal with the same data rate; that is about 35.7 ps for 56 Gbps PAM-4—the same as for 28 Gbps NRZ! If we know how to design interconnects that correlate with the measurements for 28 Gbps NRZ, is it going to be a free lunch to move to 56 Gbps NRZ?

To read this entire article, which appeared in the August 2018 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Words of Advice: What Feature Would You Like to See in Your CAD Tool?

10/31/2019 | Andy Shaughnessy, Design007 Magazine
In a recent survey, we asked the following question: What feature would you like to see in your CAD tool? Here are a few of the answers, edited slightly for clarity.

Words of Advice: What Feature Would You Like to See in Your CAD Tool?

09/16/2019 | I-Connect007 Research Team
In a recent survey, we asked the following question: What feature would you like to see in your CAD tool? Here are a few of the answers, edited slightly for clarity.

Decoupling Capacitors’ Impact on Power and Signal Integrity

09/03/2019 | Chang Fei Yee, Keysight Technologies
It is crucial for hardware designers to identify the resonant frequency of each element of the PDN on a PCB and its impact on power integrity. A PCB with poor power integrity—such as a higher-than-targeted PDN impedance across the wideband range—results in SSN and a shrunken eye diagram of the signal transmitted by the IC that draws power from the PDN. This article demonstrates the post-layout co-simulation of power and signal integrity.



Copyright © 2020 I-Connect007. All rights reserved.