Silicon Valley Designers Council Chapter Meeting Oct. 13


Reading time ( words)

Join the Silicon Valley IPC Designers Council at TTM San Jose for an educational "Lunch 'n Learn" meeting on October 13 from 11:30 am to 1:30 pm. Speaker Julie Ellis, field applications engineer with TTM Technologies, will discuss “Printed Circuit Board Cost-Adders.”

A designer is faced with many challenges when planning their printed circuit board to achieve a balance of performance, quality and reliability versus cost. Unfortunately, the cost of a printed circuit board increases with size, thickness, number of layers, features, and technical difficulty.

Throughout this presentation, Julie will discuss basic design guidelines for standard production—as opposed to advanced capabilities—and how they affect the number of required processes and, therefore, cost. She will also discuss costs related to material utilization, fixed premiums for smaller lines/spaces and tolerances, and variable costs of high speed materials, drilling, and multiple lamination cycles. Lastly, Julie will show increasingly complex stack-ups to demonstrate how cost factors relate to the additional processes. You will learn the correlation between requirements and costs to help you make better design choices.

To RSVP, click here.

Location:
TTM San Jose
340 Turtle Creek Court
San Jose, CA  95125

Share




Suggested Items

I-Connect007 Editor’s Choice: Five Must-Reads for the Week

01/20/2023 | Andy Shaughnessy, Design007 Magazine
We’re in the middle of show season, and it certainly “shows.” Thank you very much. I’m here all week. Don’t forget to tip your wait staff. This week, we published a variety of articles, columns, and news items, and much of it centered on trade shows. Technical Editor Dan Feinberg brings us a report from CES 2023. IPC announced the winners of the Best Technical Paper awards for IPC APEX EXPO 2023. And we have an interview with Altium’s Rea Callender about the company’s educational efforts at APEX and around the globe.

Altium Focuses on Design Education

01/16/2023 | I-Connect007 Editorial Team
Altium keeps its eyes on the designers of the future. The company has been working with colleges and universities for years, providing free seats of Altium Designer for the next generation of PCB designers and design engineers. At IPC APEX EXPO 2023, Altium will be providing software for the finalists in the IPC Design Competition just as it did last year. They offer a variety of other educational programs as well, including Upverter classes and a design competition that aims to address environmental change. Here, Rea Callender, Altium’s VP of education, discusses its educational programs and plans for the week of the show.

The Battle of the Boards

01/12/2023 | Patrick Crawford, IPC
Last year, IPC held its first-ever design competition at IPC APEX EXPO in San Diego. PCB designers from around the world competed in a series of heats during the months before the show, culminating in a showdown on the show floor between the top three finalists. Rafal Przeslawski, now with AMD, took home the top prize last year. This year, the competition is back for its sophomore year. I asked Patrick Crawford, manager of design standards and related programs for IPC, to “layout” the details on the design contest, including lessons learned in 2022 and what’s new for the 2023 competition.



Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.