-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Cadence’s Clarity: 'I Can See Clearly Now'
December 3, 2020 | Clive "Max" Maxfield, Maxfield High-Tech ConsultingEstimated reading time: 11 minutes
One underlying problem is that many of today’s software analysis tools were conceived and developed in the era of single core computing, which means they simply don’t scale well, even if they are run on systems that have multiple cores with multiple threads running on each core. In order to address this problem, the boffins at Cadence started with a clean slate and created a distributed multiprocessing technology that was designed from the ground up to take full advantage of multiple cores—both central processing units (CPUs) and graphical processing units (GPUs).
Figure 1: A variety of simulations are available with the Clarity 3D Transient Solver, which builds on the success of their 3D Field Solver.
About 18 months ago, the folks at Cadence released the original Clarity 3D Solver, which is based on an algorithmic approach known as the Finite Element Method (FEM). I don’t know about you, but I’m a bear of little brain and I’m easily confused, so I tend to think of this tool as the “Clarity 3D (FEM) Solver” so as to distinguish it from the “Clarity 3D Transient Solver” in my poor old noggin. The Clarity 3D (FEM) Solver takes full advantage of Cadence’s distributed multiprocessing technology to deliver virtually unlimited capacity and 10X the speed of legacy 3D FEM field solvers while maintaining gold-standard accuracy. This solver is most commonly used as part of a flow in which it is employed to create highly accurate S-parameter models that can be used by other tools and simulators to perform signal integrity (SI), power integrity (PI), and electromagnetic compliance (EMC) analysis.
By comparison, the recently released Clarity 3D Transient Solver—which also takes full advantage of Cadence’s distributed multiprocessing technology to deliver virtually unlimited capacity—is based on a different numerical method called the finite difference time domain (FDTD), which allows us to apply stimulus, observe the results, and visualize transient electromagnetic fields in glorious technicolor.
Just how powerful is this? Well, as one simple example, when working with traditional tools, many developers employing DDR memory in their design may be limited to simulating just one or two signal pairs. By comparison, using Clarity, the same developers could simulate the entire DDR bus, which would already put them light-years ahead. Even better, they could model the entire DDR bus in the context of the rest of the system, which would be simply unimaginable with legacy tools.
One thing that really excited me was learning that the Clarity 3D Transient scales in an almost linear fashion. If you have only a single core, a simulation will take a certain amount of time. With two cores, the same simulation will take half the time. This math is so simple even I can wrap my brain around it. Suppose you are running a Clarity simulation that takes three days using 32 cores. In this case, if you throw 320 cores at the problem, the simulation will run up to 10X faster.
Where are all these cores coming from? Well, you can use your own on-premises distributed computing solution if you wish. Alternatively, by making their tools cloud-friendly, Cadence has provided the option for essentially unlimited scaling, which means essentially unlimited capacity.
The Clarity 3D Transient Solver produces results for voltage, current, field distribution, and field animation in the time domain. For frequency domain output, results include specific absorption rate (SAR), near/far field distribution, current distribution, and more.
In addition to being able to import mechanical structures from all major MCAD tools (thereby facilitating the modeling of enclosures), the Clarity 3D Transient Solver can easily read design data from all standard chip, IC package, and PCB platforms. Having said this, the Clarity 3D Transient Solver offers integration with Cadence’s own tools, such as Virtuoso Layout, SiP Layout, and Allegro PCB Designer.
Cadence’s Brad Griffin has noted that he and his colleagues have been working with an electronic equipment design, manufacturing, and evaluation company called Ultimate Technologies in Japan. The folks at Ultimate Technologies undertake a lot of engine control unit designs for Japanese automobile manufacturers. According to Brad, they say that the design cycle for a new ECU is typically 10 to 12 months, but by using the Clarity 3D Transient Solver they can literally cut up to three months off each design cycle, which is a more-than-significant achievement.
As Kevin Morris noted in a recent EE Journal column, “They say there are two types of engineers—those who design antennas on purpose, and those who design them by accident.” This is so true, which means that for anyone designing today’s incredibly complex systems with test-measurement accuracy, the Clarity 3D Transient Solver really is “that rainbow they’ve been praying for.”
Clive “Max” Maxfield is the founder of Maxfield High-Tech Consulting and the author of a variety of books, including “Bebop to the Boolean Boogie.” He has been at the forefront of EDA for over 30 years. To check out Max’s blog “Cool Beans,” click here.
Page 2 of 2Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Real Time with… IPC APEX EXPO 2024: Ventec Discusses New Pro-bond Family of Advanced Products
05/01/2024 | Real Time with...IPC APEX EXPOChris Hanson, Ventec's Global Head of IMS Technology, outlines the launch of four pro-bond formulas that deliver an outstanding combination of low dissipation factor (Df) with a dielectric constant (Dk) range to maximize the design window for critical PCB parameters. As Chris points out, Pro-bond is designed for low-loss, high-speed applications, while thermal-bond dissipates heat from a component through the board to a heat sink.
IPC's Vision for Empowering PCB Design Engineers
04/30/2024 | Robert Erickson, IPCAs architects of innovation, printed circuit board designers are tasked with translating increasingly complex concepts into tangible designs that power our modern world. IPC provides the necessary community, standards framework, and education to prepare these pioneers as they explore the boundaries of what’s possible, equipping engineers with the knowledge, skills, and resources required to thrive in an increasingly dynamic field.
On the Line With… Talks With Cadence Expert on SI/PI for PCB Designers
05/02/2024 | I-Connect007In “PCB 3.0: A New Design Methodology—SI/PI for PCB Designers,” subject matter expert Brad Griffin, Cadence Design Systems, discusses how an intelligent system design methodology can move some signal and power integrity decision-making into the physical design space, offering real-time feedback.
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.