-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Beyond Design: The Case for Artificial Intelligence in EDA Tools
June 28, 2016 | Barry Olney, In-Circuit Design Pty LtdEstimated reading time: 2 minutes
I-Connect007 Editor Andy Shaughnessy reported that the keynote speaker at the IPC APEX EXPO Design Forum was Dean Parker, a former PCB designer at Shure who is now a CAD manager at Google X. Parker is involved in the development of autonomous vehicles and all sorts of other great ideas at Google X. According to Andy, Parker told the crowd, among other things, that EDA tool vendors need to trash all their old 1990s code and start over, this time with artificial intelligence.
There has been a lot of activity in the field of AI recently, with such developments as voice recognition, unmanned autonomous vehicles and data mining to list a few. But how could AI possibly influence the PCB design process? This month, I will take a look at the endless possibilities.
So much time is wasted on reproducing the same thing over and over again on each layout. Current EDA tools, with all their bells and whistles, are still very limited in automation processes and mostly rely on the skills and foresight of the engineer and PCB designer to drive the software through all the hoops. Instead, EDA tools need to predict what the designer is trying to do, then look at previous designs to suggest alternatives and auto-complete the design where possible. AI is a system that perceives its environment and takes actions to maximize its chances of success.
Automating many of the tedious steps in setting up the initial database would be a good start. A standard form factor could be used to establish the initial layout environment ensuring that designs are compatible across multiple generations of technology. Although some PCB layout tools allow the designer to load a standard set of predefined startup configuration files, there is still too much manual intervention required. The PCB database could predict the fundamental design rules and via stack requirements sourced from previous experience.
Predictive text, which we all use every day on our cell phones, could provide self-evident naming conventions for supplier part numbers and database fields, greatly speeding up the design definition. Busses and interfaces could be analyzed and categorized with naming conventions interpreted from the chip pin name assignments, eliminating much of the monotonous schematic capture process. IC power pins could have powers supplies assigned based on datasheet requirements. And a starter set of decoupling capacitors, added to each power pin, could kick off the PDN analysis based on previous capacitor availability and parameter selections.
A selection of predefined library components could be offered, based on an initial bill of materials, and pre-placed on the schematic predicting the designer’s requirements. IBIS models could be automatically assigned to each chip, based on the part number and all the interconnecting transmission lines identified. The IBIS model’s source and load impedances could be extracted to assign the required impedance and terminations to each individual transmission line.
Also from this, the board stackup could be created based on previous designs, with similar technology, selecting dielectric materials, from a well maintained library, sourced from the preferred fabricator availability, dielectric loss and bandwidth requirements. Data and address busses together with clock/strobe different pairs, defined at the schematic entry level, could be assigned to certain layers in order to minimize crosstalk, electromagnetic emissions and return path loops. Power plane shapes could be automatically defined based on component placement and on the pins that need to be connected, allowing for DC drop and maximum current supply.
To read this entire article, which appeared in the May 2016 issue of The PCB Design Magazine, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.