-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
New Methods for Quantifying PCB Design Weaknesses and Manufacturing Challenges
November 18, 2021 | Nolan Johnson, I-Connect007Estimated reading time: 3 minutes
Nolan Johnson recently spoke with Summit Interconnect’s Gerry Partida about disruptive new methods for analyzing and quantifying potential manufacturing challenges in designs while still in the design phase.
Nolan Johnson: Gerry, what’s the background for the new methods we’re about to discuss?
Gerry Partida: The industry is at a new point in evolving how we look at building boards. Our industry has historically built boards and then tried to find a test for them. Then, when they found a test for it, they figured out that it needed to be analyzed before they built the board. We did this with electrical test. We built boards and down the road, as people started asking, “Why am I buying bad boards? We should electrically test them,” electrical test was introduced, reluctantly, into the test part of manufacturing printed circuit boards by suppliers or fabricators. Then they embraced it. But when we started testing boards, we did comparison tests. We would build a bunch of boards, put the first one on a tester, tell it to self-learn, and compare all the boards to the first board. If they all matched, they all shipped as matched boards, but if they had the same defect, they all shipped with the same defect. This did happen.
It wasn’t for another 10 or 15 years that we took extracted netlist from the CAD software and compared it to the Gerber data that would be used to fabricate the board, to find out whether everything was corrected before we started manufacturing. We would find that there was a problem, and we would fix it or get new data. Then when we knew we had a match, we started to manufacture the boards and downloaded the program to the tester. But this was an evolution of about 15 to 25 years. It depends on what point of view you take from it.
We’ve done the same thing with microvias. We’ve been building microvias. There are datasheets that talk about the modulus and the CTE expansion after reflow, before Tg, and after Tg, but no one really would do any math or science behind it. The PCB fabricator would just build the boards and ship them. Sometimes there are assembly problems, and the industry says, “There’s something going on with microvias. Three-stack and four-stack are not as safe as a single microvia and staggering them.” Everybody is trying to find out how strong or how weak they are. Most people were finding out at assembly because the standard IPC-6012 performance specs in the evaluation couldn’t identify a weak microvia very well. So, we came up with the OM tester, which is using the IPC-TM 650 2.6.27 test method, which actually takes a coupon with the same structures that are in the board and simulates reflow on the coupon before we ship the boards.
If that structure, which is in the board that we’re trying to ship, can survive reflow in a tester, then we know that the boards are more than likely going to pass and survive reflow and assembly. This works great. It will tell fabricators that if we process everything right, the board is going to be reliable through reflow. However, after a couple years of having the tester, we discovered we did everything right, but occasionally it wasn’t working. They were failing 6X reflow. Utilizing our extensive experience in microvia fabrication, our portfolio of reliability testing data, materials expertise and software tools, we can simulate the stack-up; you can actually input the microvia structure and the data output will tell you if it can survive six reflows or not.
To read this entire conversation, which appeared in the November 2021 issue of PCB007 Magazine, click here.
Suggested Items
Real Time with... IPC APEX EXPO 2024: Looking Back, Looking Forward With IEC
04/19/2024 | Real Time with...IPC APEX EXPOIEC came to the RTW booth and discussed both the legacy of IEC's past and the vision for its future. Industry veteran Bruno Ferri highlighted his quarter-century tenure in the industry and with IEC since its founding. He still exhibits boundless enthusiasm for the industry. Brando Stone, a young professional and a future face of IEC, talked about IEC's plans going forward and his experience at this year's IPC APEX EXPO.
I-Connect007 Editor’s Choice: Five Must-Reads for the Week
04/19/2024 | Marcy LaRont, PCB007 MagazineFor my must-read picks of the week, I’m highlighting Parker Capers, a young professional seeking employment, solid counsel from Dan Beaulieu on what your post-show plan should look like, more information and insight on “chiplets” and the need for secure data transfer standards from columnist Preeya Kuray, as well as Matt Stevenson’s design for reality wisdom. It’s a reminder to download one of our newest books (there are several) you don't want to miss if you are an assembler.
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
IPC Bestows Posthumous Hall of Fame Award to Industry Icon Michael Ford
04/18/2024 | IPCIPC honored the late Michael Ford, Aegis Software, for his extraordinary contributions to the global electronics manufacturing industry with the IPC Raymond E. Pritchard Hall of Fame Award at IPC APEX EXPO 2024. IPC’s most prestigious honor, the Hall of Fame Award is given to individuals who have provided exceptional service and advancement to IPC and the electronics industry. Ford, an industry leader and valued IPC volunteer, died suddenly in January 2024.
Two Industry Rising Stars Recognized at IPC APEX EXPO 2024
04/17/2024 | IPCTwo of the industry’s best and brightest were presented with an IPC Rising Star Award at IPC APEX EXPO 2024 in recognition of their leadership roles and support of IPC standards, education, advocacy, and solutions to industry challenges. Award recipients were Naim Kapadia and Michael Schleicher.