Book Excerpt: Power Integrity By Example, Chapter 5

Reading time ( words)

The following is an excerpt from The Printed Circuit Designer's Guide to... Power Integrity by Example, written by Fadi Deek of Mentor, a Siemens Business. In this free eBook, Deek addresses problematic issues within electronic transmissions, and presents a variety of simulations and analyses in every chapter.

Chapter 5: Reducing Via-to-Via Coupling Using Capacitors

The peak noise shown in Figure 4.4 from a single rising-edge simulation was around 10 mV of noise with the aggressor switching up to 800 mV. This means the percentage of noise coupled from one via is 10/800 mV = 1.25%.


Coming from one aggressor via, this does not seem like a significant amount. However, in a printed circuit board, there are hundreds or even thousands of vias. This quickly becomes an important issue if a fraction of vias switch simultaneously.

In order to reduce the crosstalk level from all vias at once, the impedance of the cavity should be reduced. If the impedance is lowered, that means the voltage noise level propagating through the cavity is also lowered, because the two are directly proportional, as described by Ohm’s law.

Figure 5.1: Impedance profile, with 2-mil cavity in blue and 30-mil cavity in red.

Two methods to reduce cavity impedance are explored. One method is to reduce the cavity thickness from 30 mils to 2 mils. As shown in a previous section, the impedance dropped and the cavity was almost transparent.

It is always important to examine the cavity impedance profile to know what coupling and noise to expect. A comparison of the impedance profile with a 2-mil cavity versus a 30-mil cavity is plotted in Figure 5.1. The decrease in the cavity impedance shifted the LESL – Ccavity parallel resonance to around 16 MHz and the impedance dropped, too.

Figure 5.2: Via-to-via coupling, with 2-mil cavity in blue and 30-mil cavity in red.

Based on this, the noise injected into the cavity should be reduced and the period of the ringing should be longer than before at 62 ns. A simulation was run to measure the crosstalk between the vias and is plotted in Figure 5.2. The peak crosstalk is now measured on the blue plot a little bit higher than 1.2 mV. This is a significant decrease with just one simple change—the noise level percentage dropped to 0.1% for the 2-mil cavity from 1.25% for the 30-mil cavity.

To download your free copy of The Printed Circuit Designer’s Guide to…Power Integrity by Example, click here.

To visit the I-Connect007 library and check out the entire lineup of free eBooks, click here.



Suggested Items

DFM 101: PCB Materials

04/30/2021 | Anaya Vardya, American Standard Circuits
One of the biggest challenges facing PCB designers is understanding the cost drivers in the PCB manufacturing process. This article is the first in a series that will discuss these cost drivers (from the PCB manufacturer’s perspective) and the design decisions that will impact product reliability.

John Watson Discusses His Favorite Career Moments

12/25/2020 | I-Connect007 Editorial Team
As we celebrate the holidays after a tumultuous year, it’s important to remember all of the good things in our lives. In this short video, Altium’s John Watson discusses a few of the moments that really stand out in his career: earning his IPC Certified Interconnect Designer credentials and designing his very first circuit board.

Flexible Circuit Technology Workshop #5 Tackles Structures, Applications, Materials, and Manufacturing Processes: Think and Plan in Three Dimensions!

10/01/2020 | I-Connect007 Editorial Team
In just 15 minutes, flex expert Joe Fjelstad will teach you about implementing this useful technology into your manufacturing operation. Joe suggests you start with defining your end-product requirements and understanding cost and product life cycle expectations, as well as end-user needs. He further addresses the many considerations with adopting this useful technology.

Copyright © 2021 I-Connect007. All rights reserved.