Just Ask Happy: Stacked Microvia Reliability Issues


Reading time ( words)

We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Q: Stacked microvias look good on paper, but they may have reliability problems. What are the best rules for designing stacked microvias to ensure a reliable PCB?

A: The current best practice is stacking no more than two layers, and then moving over for the next buried or blind via or stacking two layers there. The stacked vias should never be stacked on any buried vias.

An IPC committee is currently testing various stacked via configurations to have a comparison for reliability and testing coupons and design. Hopefully, they will also get at the root cause of why stacked microvias are failing at their interface.

To pose your own question for Happy Holden, take the survey by clicking here.

Share

Print


Suggested Items

IPC-2581 Revision C: Complete Build Intent for Rigid-Flex

04/30/2021 | Ed Acheson, Cadence Design Systems
With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

PCEA Expands in Its Sophomore Year

04/29/2021 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy recently spoke with PCEA’s Scott McCurdy and Tomas Chester about the organization’s plans for its second year. They explained that they plan to add new chapters and members, especially younger engineers like Tomas.

IBM Awarded Best Technical Paper at IPC APEX EXPO 2021

04/19/2021 | I-Connect007 Editorial Team
Nolan Johnson and Happy Holden speak with Sarah Czaplewski, whose team at IBM won the Best Technical Paper award at this year’s IPC APEX for “Signal Integrity, Reliability, and Cost Evaluation of PCB Interlayer Crosstalk Reduction.”



Copyright © 2021 I-Connect007. All rights reserved.