Register Now for Zuken’s DDR5 Webinar on Nov. 13


Reading time ( words)

This webinar will explore a predictive, productive and insightful workflow to get to an optimal DDR5 design that performs to the target speed grade, reliably. 

DDR5 is the latest generation of memory in development, doubling the peak data rate to 6400 MT/s (compared to DDR4). With great technical ambitions come much tighter specifications for system PCB designers, especially when faced with channel loss, skew, reflections and crosstalk, all of which become much more significant at higher frequencies. In fact, PCB design margins are so minimal that DDR5 introduces equalization on the commodity DRAM chips for the first time.

The presentation will begin with pre-layout simulation to explore design choices, then transition to constraint-based high-speed routing in Zuken CR-8000. The design will then be verified by electromagnetic simulation and system simulations in order to build confidence in the final DDR5 design.

Date/Time

November 13, 2 PM EST

Registration

To register for this event, or for more information, click here.

Share

Print


Suggested Items

Bridging the Simulation Tool Divide

04/12/2021 | I-Connect007 Editorial Team
Todd Westerhoff of Siemens EDA recently spoke with the I-Connect007 Editorial Team about the divide between users of high-powered enterprise simulation tools and those who need a more practical tool for everyday use, and how Siemens is working to bridge the gap. Todd also shared his views on why so many engineers do not use simulation, as well as advice for engineers just getting started with simulation tools.

Turning ‘Garbage In, Garbage Out' into ‘Good In, Good Out’

03/23/2021 | Tamara Jovanovic, Happiest Baby
In the PCB design cycle, it is so easy to unintentionally introduce “garbage” into your system. Unless you have time to extensively check everything you bring in from an external source, it is very likely that something will not match up with your design data. In the end, this means you’ll have to put more work into your design and basically reverse-engineer a part that was supposed to save you time and effort.

Cadence’s Celsius: Don’t End up Holding the Hot Potato!

12/17/2020 | Clive "Max" Maxfield, Maxfield High-Tech Consulting
I was just thinking about the party game Hot Potato. It reminded me of today’s increasingly competitive marketplace: Accurate thermal analysis must be performed, and any potential issues have to be identified and addressed as early as possible in the design cycle. Otherwise the system will run into problems, market windows will be missed, and someone will be left holding the hot potato. Trust me, you do not want to be that someone.



Copyright © 2021 I-Connect007. All rights reserved.