The Impact of Inductance on Impedance of Decoupling Capacitors


Reading time ( words)

This article discusses the impact of interconnection inductance on the impedance of the decoupling capacitor, which influences the power integrity of the PCB. The investigation is performed with 3DEM simulation by varying the trace length and height of stitching vias that connect the decoupling capacitor across the power rail and ground.

On a PCB, a power distribution network (PDN) with low impedance across the wideband is required to transfer power with low switching noise and high stability from the supply to the digital and analog ICs. Each decoupling capacitor—together with its interconnection inductance—are the major factors that contribute to the impedance of the PDN on a PCB. As shown in the cross-sectional view of the PCB depicted in Figure 1, interconnection inductance is formed by the traces and stitching vias hooking up the decoupling capacitor across the power rail and ground (e.g., Loop 1, Loop 2, and Loop 3). This parasitic inductance is directly proportional to the stitching via height and trace length, as governed by Equations 1 and 2, respectively.

Furthermore, referring to the directly proportional relationship between impedance and interconnection inductance in Equations 3 and 4, it is crucial to keep the interconnection inductance low to minimize the impedance of the PDN, which is achievable by reducing trace length and stitching via height.

To read this entire article, which appeared in the July 2019 issue of Design007 Magazine, click here.

Share

Print


Suggested Items

Alternatives to Simulation

04/23/2021 | Dan Beeker, NXP Semiconductors
We are living in an age where the demands on electronic product designs are constantly evolving. The IC technology and operating speeds continue to pose significant challenges for teams as they work to develop their products. The increased transistor switching speeds and less forgiving compliance standards make signal integrity and electro-magnetic compliance more difficult to achieve. The status quo seems to have become, “We expect to fail EMC testing.”

Seven Tips for Your Next Stackup Design

02/01/2021 | Eric Bogatin, University of Colorado, Boulder
Rarely do we have the luxury of designing a board just for connectivity. When interconnects are not transparent, we must engineer them to reduce the noise they can generate. This is where design for signal integrity, power integrity and EMC—collectively high-speed digital engineering—are so important. Eric Bogatin offers seven tips for stackup design.

Just Ask Heidi Barnes: The Exclusive Compilation

01/15/2021 | I-Connect007 Editorial Team
We asked for your questions for Keysight Technologies' Heidi Barnes, and you took us up on it! We know you all enjoyed reading these questions and answers, so we’ve compiled all of them into one article for easy reference. We hope you enjoy having another bite at the apple.



Copyright © 2021 I-Connect007. All rights reserved.