-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Orange Co. Designers Council Meeting July 18
July 3, 2019 | Scott McCurdy, Freedom CAD ServicesEstimated reading time: 1 minute
The Orange County Chapter of the IPC Designers Council will hold a “Lunch ‘n’ Learn” meeting on July 18 at JT Schmid’s Restaurant & Brewery in Anaheim.
The special guest speaker will be Julie Ellis, field application engineer with TTM. Julie will present “How Fabrication Processes Determine DFM Guidelines: A detailed look at fabrication realities to help you understand capabilities and trade-offs.”
PCB designers struggle with many challenges when planning a layout, as many factors in the fabrication process must be considered. Board shops must constantly invest in equipment and process technologies to improve their manufacturing yields as complexity grows.
Julie’s presentation will help attendees design a better PCB through a deeper understanding of major processes demonstrated in PCB101. For example, design rules are different for mechanically drilled vs. laser drilled holes, and using laser drill pad diameters for through-hole requirements may kill your project in production.
Julie will define key fabricator concerns caused by the interplay between material and process tolerances and how they stack up. The end results are minimum DFM guidelines that will generate the highest yields at the fabricator. Each fabricator’s site guidelines are established based on their unique equipment sets. The equipment sets are selected to support different technologies ranging from heavy Cu to microBGA designs.
At the end of this presentation, attendees will understand why different fab facilities have different capabilities, as well as how to identify and apply the correct design guidelines related to registration, aspect ratio and annular ring for mechanical through-hole vs. microvia blind hole, etching, plated layer vs. non-plated layer finished Cu thickness, and VIPPO (via-in-pad, plated over).
Location
JT Schmid’s Restaurant & Brewery, in the Reagan Room
2610 E. Katella Ave.
Anaheim, California 92806
(Across from the Honda Center)
Cost
The cost to attend this “Lunch ‘n’ Learn” event is $15 at the door. We are pleased to have Altium’s sponsorship to help us with the cost of the luncheon. Please RSVP no later than noon on Wednesday, July 17, so we can get a good headcount.
There are two ways to RSVP:
- Click here to RSVP
- Or email your RSVP
Thank you!
Scott McCurdy
President, IPC Designers Council, Orange County Chapter
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.