-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
iCD Introduces New Materials Planner Software
July 2, 2018 | ICDEstimated reading time: 1 minute
In-Circuit Design Pty Ltd (iCD), Australia, developer of the iCD Design Integrity software, has released the new iCD Materials Planner software to add to the Stackup Planner functionality. This will be rolled out to iCD support customers as an update to their current software.
The Dielectric Materials Library, which complements the iCD Stackup Planner, has
- Over 33,000 rigid and flexible materials up to 100GHz
- Produced by over 60 different manufacturers
- Containing over 700 series of materials
So, it is often a daunting task to ascertain which is the best material for an application. The iCD Materials Planner allows you to compare dielectric materials based on manufacturer, fabricator, frequency, dissipation factor (loss) and dielectric constant. This enables the designer to make an informed decision on which material is best for his application.
Generally the selection metric, for dielectric materials, is the amount of loss that a transmission line can tolerate and this is proportional to the frequency and rise time of the signals. The iCD Materials Planner is subdivided into five default TABs which gives the novice high-speed PCB designer a heads-up as to what to select for his application.
- Ultra Low Loss (Df ≤ 0.005)
- Low Loss (0.005 < Df < 0.010)
- Mid Loss (0.010 < Df < 0.015)
- Standard Loss (0.015 < Df < 0.02)
- Basic FR-4 (Df ≥ 0.02)
This is similar to a typical competitive analysis that a material manufacturer may present for, say, Isola vs Ventec and Rogers, but it is far more comprehensive, with over 60 vendors and 700 series of materials to choose from. Alternatively, a profile for each PCB fabricator that you usually deal with can be set up. This will display the complete range of materials that each Fab shop stocks ranging from basic FR-4 to low loss materials. This also enables the comparison of competitive Fab shop capabilities.
Watch below for a quick demonstration video of the iCD Materials Planner:
About In-Circuit Design Pty Ltd
In-Circuit Design Pty Ltd, based in Australia, developer of the iCD Design Integrity software incorporating the iCD Stackup, PDN and CPW Planner software, is a PCB Design Service Bureau and specialist in board level simulation. For further information or to download a free evaluation of the software, please click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.