-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Mentor’s HyperLynx Automates SERDES Channel Design
April 9, 2018 | Andy Shaughnessy, Design007 MagazineEstimated reading time: 2 minutes
Mentor recently released the newest version of its HyperLynx signal integrity software. This version may be the first SI tool in the industry to fully automate SERDES design channel validation. I spoke recently with Chuck Ferry, product marketing manager with Mentor, about the new HyperLynx and some of the new serial link design capabilities that customers have been demanding.
Andy Shaughnessy: Some of the newer HyperLynx capabilities are focused on the users’ SERDES design challenges. Part of the problem with SERDES seems to be that the standards for SERDES have been playing catch-up for a while, according to quite a few design engineers. What do you see going on in the SERDES standards space?
Chuck Ferry: SERDES-related standards have been evolving very quickly. The number of protocols for high-speed serial data has increased drastically in the last few years. Often with each new generation of protocol, the data rates are doubling. Some of the challenges hardware designers face with the recent protocols are related to differences in the types of analysis that are required and the results they must understand to properly determine if a interface will pass or fail the requirements for that given protocol. For example, the new standards rely on new metrics such as channel operating margin (COM) to determine the pass or fail criteria of the interconnect.
Shaughnessy: What does it take to validate high-speed serial interface from chip-to-chip in a large system? It seems that it would be a real issue with a data center or cellular base station.
Ferry: To validate a high-speed serial link end-to-end per modern protocol every aspect of the signal interconnect between the chips must be modeled accurately including the IC packages, trace interconnect, as well as the characteristics of the drivers and receivers, including complex equalization schemes and optimization capabilities associated with those.
Shaughnessy: What questions are you hearing from hardware designers who are tackling these types of designs?
Ferry: The latest version of HyperLynx's new capabilities provides solutions to system-level designers with hard questions along these lines. They’re wondering, “Are my implementations possible with various physical constraints and selected board materials? What if I don't have models for my driver or don't know what driver will be, but I just know the standard that it needs to comply to? How can I quickly validate an interface with this specific protocol standard? How can I model this long interconnect channel with 3D features in a reasonable amount of time? How can I find problems in my channel design before it's actually full routed?”
To read this entire article, which appeared in the March 2018 issue of Design007 Magazine, click here.
Visit I-007eBooks to download your copies of Mentor's micro eBooks today:
The Printed Circuit Designer’s Guide to…Signal Integrity by Example
The Printed Circuit Designer’s Guide to…Power Integrity by Example
Suggested Items
Real Time with... IPC APEX EXPO 2024: Exploring IPC's PCB Design Courses with Kris Moyer
04/18/2024 | Real Time with...IPC APEX EXPOGuest Editor Kelly Dack and IPC instructor Kris Moyer discuss IPC's PCB design training and education offerings. They delve into course topics such as design fundamentals, mil/aero, rigid-flex, RF design, and advanced design concepts. They also highlight material selection for high-speed design, thermal management, and dissipation techniques. The interview wraps up with details about how to access these courses online.
Cadence Unveils Palladium Z3 and Protium X3 Systems
04/18/2024 | Cadence Design SystemsThe Palladium Z3 and Protium X3 systems offer increased capacity, and scale from job sizes of 16 million gates up to 48 billion gates, so the largest SoCs can be tested as a whole rather than just partial models, ensuring proper functionality and performance.
Signal Integrity Expert Donald Telian to Teach 'Signal Integrity, In Practice' Masterclass Globally
04/17/2024 | PRLOGDonald Telian and The EEcosystem announce the global tour of "Signal Integrity, In Practice," a groundbreaking LIVE masterclass designed to equip hardware engineers with essential skills for solving Signal Integrity (SI) challenges in today's fast-paced technological landscape.
On the Line With... Podcast Talks With Cadence Expert on Manufacturing
04/18/2024 | I-Connect007In “PCB 3.0: A New Design Methodology: Manufacturing” Patrick Davis returns to the podcast to talk about design rules. As design considerations become more and more complex, so, too, do the rulesets designers must abide by.
Designing Electronics for High Thermal Loads
04/16/2024 | Akber Roy, Rush PCB Inc.Developing proactive thermal management strategies is important in the early stages of the PCB design cycle to minimize costly redesign iterations. Here, I delve into key aspects of electronic design that hold particular relevance for managing heat in electronic systems. Each of these considerations plays a pivotal role in enhancing the reliability and performance of the overall system.