-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
March 14, 2024 | Cadence Design SystemsEstimated reading time: 2 minutes
Cadence Design Systems, Inc. announced a collaboration with Arm to deliver a chiplet-based reference design and software development platform to accelerate software-defined vehicle (SDV) innovation. The automotive reference design, initially for advanced driver assistance system (ADAS) applications, specifies a scalable chiplet architecture and interface interoperability to foster industry-wide collaboration, enable heterogeneous integration and expand system innovation.
The solution is architected and built using the latest generation of Arm® Automotive Enhanced technologies and Cadence® IP. The complementary software stack development platform is provided as a digital twin of the hardware that is compliant with the Scalable Open Architecture for Embedded Edge (SOAFEE) initiative software standard, enabling software development to begin before hardware is available and allowing subsequent system integration validation. The combined solution speeds both hardware and software development, accelerating time-to-market.
The growing prevalence of ADAS and SDVs is driving the need for more complex AI and software capabilities, as well as greater levels of interoperability and collaboration in the automotive electronics ecosystem. Coupled with the need to quickly customize 3D-IC systems for a plethora of automotive applications, chiplets are an increasingly attractive solution. However, it’s crucial that chiplets from different IP providers work together seamlessly. In addition, the rapid pace of automotive development necessitates that 3D-IC system developers have a software development platform to shift left in the process flow while the IP and chiplets are still being designed.
The new solution architecture and reference design provide a standard for chiplet interface interoperability, addressing a critical industry need. The Cadence components of the solution include:
- Helium™ Virtual and Hybrid Studio for the rapid creation of virtual and hybrid platforms and Helium Software Digital Twin to support deployment at scale for software developers
- I/O IP solutions for industry-leading interface and memory protocols, including Universal Chiplet Interconnect Express™ (UCIe™) for high-speed chiplet-to-chiplet communication
- Comprehensive compute IP portfolio including advanced AI solution, the Neo™ neural processing unit (NPU) IP, the NeuroWeave™ software development kit (SDK) for machine learning (ML) solutions, and world-class DSP compute solutions
“The automotive industry is evolving rapidly and AI and software advancements are emphasizing a greater need to speed up development cycles,” said Dipti Vachani, senior vice president and general manager, Automotive Line of Business, Arm. “Together with critical ecosystem partners like Cadence, we’re enabling faster software and hardware development by bringing together a complete solution of design and verification technologies underpinned by the latest Automotive Enhanced technologies from Arm, allowing developers to start building for next-generation SDVs well before silicon is available in the market.”
“Reducing the overall system design workload and shifting hardware and software development left are both crucial to meet shrinking time-to-market windows when developing today’s increasingly complex SDVs. Virtual platforms and chiplets are both key enablers for automotive 3D-IC SoC developers,” said Paul Cunningham, senior vice president and general manager of the System Verification Group at Cadence. “Working closely with Arm, we are addressing key inefficiencies in both software and hardware development and verification processes, while catalyzing the multi-die chiplet ecosystem for automotive semiconductors.”
Suggested Items
Real Time with… IPC APEX EXPO 2024: My Role as a Technology Solutions Director
05/02/2024 | Real Time with...IPC APEX EXPOPeter Tranitz, senior director of technology solutions at IPC, shares insights into his role as the design initiative lead. He details his advocacy work, industry support, and the responsibilities of the design initiative committee. The conversation also covers the revamping of standards, the IPC Design Competition, and the implementation of design rules in software tools.
Boeing Validates Software for Future Manned Unmanned Refueling Missions
05/02/2024 | BoeingBoeing has advanced its manned-unmanned teaming (MUM-T) technology using a digital F/A-18 Super Hornet and MQ-25 Stingray. The testing shows the software is maturing for future U.S. Navy use and a potential to deploy the teaming capability on both F/A-18 Block II and III Super Hornets.
Europlacer Presents New Range of iineo SMT Placement Machines.
05/01/2024 | EuroplacerFor more than 15 years, the Europlacer iineo placement machines have made their mark on the SMT industry with unique features and unrivalled flexibility. Today, Europlacer announces the launch of the second generation iineo.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Intel Gaudi, Xeon and AI PC Accelerate Meta Llama 3 GenAI Workloads
04/22/2024 | Intel CorporationMeta launched Meta Llama 3, its next-generation large language model (LLM). Effective on launch day, Intel has validated its AI product portfolio for the first Llama 3 8B and 70B models across Intel® Gaudi® accelerators, Intel® Xeon® processors, Intel® Core™ Ultra processors and Intel® Arc™ graphics.