-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
iNEMI Packaging Tech Topic Series Webinar: LSI/PKG/PCB Co-Design
November 21, 2023 | iNEMIEstimated reading time: 1 minute
iNEMI Packaging Tech Topic Series Webinar, LSI/PKG/PCB Co-Design to Support 3D-IC/Chiplet Design will be held on November 28, 2023, by guest speaker Kazunari Koga, Zuken Inc.
Chips and packages have different manufacturing methods and data sizes, so the design tools are also different. This webinar will introduce new software technology that can handle — in one tool —two types of design data. This technology connects design data for different technologies in a hierarchical structure and allows all data to be edited simultaneously. It also addresses the issues of designing a package that implements chiplets. This includes the challenges of large-scale design data (due to increasing nets between chips), device implementation of heterogeneous technologies with a mixture of substrate and silicon, and I/O design complexity.
About the Speaker
Kazunari Koga
Zuken Inc.
Mr. Koga has been working with development of an LSI/package/board (LPB) co-design environment since 2007. He joined the JEITA LPB working group in 2010, and participated in the development of LPB formats, which became an IEEE standard in 2015. He was also involved in the Semiconductor Technology Academic Research Center’s (STARC’s) development of a design methodology for 3D ICs, and the New Energy and Industrial Technology Development Organization’s (NEDO’s) development project for a 3D integrated design and verification platform.
Registration
This event is open to industry; advance registration is required. If you have any questions or need additional information, please visit iNEMI’s website.
November 28, 2023
8:00-9:00 a.m. EST (US)
2:00-3:00 p.m. CET (Europe)
10:00-11:00 p.m. JST (Japan)
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.