-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Three Ways to Improve High-Speed PCB Signoff, Part 1
September 6, 2023 | Brad Griffin, Cadence Design SystemsEstimated reading time: 1 minute
Signal integrity (SI) and power integrity (PI) are top priorities for engineers designing today’s high-speed, high-density circuit boards, and faster signoff of designs can be achieved by uncovering SI/PI issues early in the design process, before costly respins are required. Three key issues engineers need to overcome to sign off on high-speed PCB designs include power analysis, serializer/deserializer (SerDes) link compliance, and double data rate (DDR) memory interface compliance.
The power delivery network (PDN) must be sufficient, efficient, and stable, and the signal quality must meet memory interface and serial link compliance specifications. This article highlights a PCB design methodology that empowers PCB design teams to create successful products on time and on budget without waiting for SI and PI specialists who may not be readily available.
Design Analysis Frameworks
There are several important frameworks to consider when designing PCBs (Figure 1).
Figure 1: Design analysis frameworks.
The design begins with the schematics, followed by the layout, and then, late in the layout phase, a detailed analysis is done to ensure the layout functions properly. During the design cycle tasks, priorities and focus change, but one critical rule of thumb is that the earlier problems are uncovered and corrected, the better.
Electronic product development has traditionally embraced a workflow in which the detailed simulation, analysis, and optimization takes place at a very late stage in the design process, often as the final step of verification and signoff. However, this delay inevitably leads to costly issues that derail budgets and delay time to market. Defects in requirements and performance are uncovered that require additional cycles to address these issues, which could have been discovered and mitigated earlier in the design phase.
To read this entire article, which appeared in the August 2023 issue of Design007 Magazine, click here.
Suggested Items
iNEMI Packaging Tech Topic Series: Role of EDA in Advanced Semiconductor Packaging
04/26/2024 | iNEMIAdvanced semiconductor packaging with heterogenous integration has made on-package integration of multiple chips a crucial part of finding alternatives to transistor scaling. Historically, EDA tools for front-end and back-end design have evolved separately; however, design complexity and the increased number of die-to-die or die-to-substrate interconnections has led to the need for EDA tools that can support integration of overall design planning, implementation, and system analysis in a single cockpit.
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.