# Quiet Power: 3D Effects in Power Distribution Networks

Signal integrity (SI) grew out of the electromagnetic compatibility discipline in the early 1990s and gradually became a hot topic in its own right. Although the term SI never appeared in the title, one of the first books on the topic was Introduction to Electromagnetic Compatibility by Clayton Paul. About a decade later, power integrity (PI) became the new hot topic, creating a separate discipline on which a multitude of books and conference sessions were based.

SI was based on high-frequency RF and microwave knowledge, whereas PI tasks were handled primarily by AC/DC and DC/DC power supply designers, who preferred the low-frequency behavior of circuits. Although the basic rules and principles of physics apply to both SI and PI, the separate high-frequency and low-frequency considerations led to seemingly disconnected design rules.

Take, for instance, three-dimensional (3D) effects, which we usually associate with high-frequency SI problems, where the full-wave solution of Maxwell equations becomes necessary. They can happen when we analyze a right-angle turn in a PCB trace or look at the high-speed behavior of a plated through-hole. In SI, the full-wave effects become more noticeable at higher frequencies, where the physical dimensions are not negligibly smaller than the wavelength.

Still, it may be surprising to learn that in PI, 3D effects can equally show up at very low frequencies, sometimes in the kHz region and even at DC. These 3D effects are created by specific patterns and changes in the current density in conductors. As seen in Figure 1, the density of DC current at a sharp right-angle turn of a power strip will be very small at the outer point of the corner and could be very high at the inner corner.

We know that high-speed traces with a sharp bend will suffer from the capacitive loading at the outer “unused” portion of the turning trace. We see in Figure 1 that, at DC, the outer corner is equally “unused” and does not cause problems; it is just not necessary to have copper there. Instead, the problem at DC shows up on the opposite side of the power strip, at the inner corner, where the current density may exceed the safe limit.

Another example of complex 3D behavior at low frequencies was documented by measured and simulated data2, where the conductor geometry and the component placement interacted in a way that created a negative phase and negative slope of the magnitude of impedance. In Figure 2, the circuit in question is a small fixture consisting of two back-to-back SMA edge-mount coaxial connectors and four 10 milliohm surface-mount resistors.

With just metal pieces and resistors, we would expect an R-L-like impedance profile. But the frequency dependency in this case looks as if we had the series resonance of a low-Q bulk capacitor at around 1.5 MHz. However, there is no capacitor in this circuit—not one that could create that low of a series resonance. Instead, the reason for the impedance dip is the distributed nature of the resistance and inductance of the ground pegs of the SMA connectors, which interact with the multiple pieces of R-L parallel shunt elements created by the four resistors2.

3D effects at relatively low frequencies also show up in wafer-probe PDN measurements3. Figure 3s shows a computer rendering of two wafer probes measuring a chip’s core power supply across two adjacent power-ground via pairs in a 1-mm array. The inductive coupling between the two loops formed by the probe tips has to be removed from the measured data, either by de-embedding or by calibration. The coupling can be characterized on appropriate calibration substrates. The mutual inductance between the probe tip loops for three different probe tip geometries is shown in Figure 3b. Note that the mutual inductance has different frequency dependency at low frequencies for the three probe geometries.

Conclusion
Regardless of the frequency, 3D interactions among electrically small features noticeably impact PI simulations and measurements.

References

1. “The Perils of Right-Angle Turns at DC,” by Istvan Novak, gEEk spEEk, May 14, 2020.
2. “Accuracy Improvements of PDN Impedance Measurements in the Low to Middle Frequency Range,” by Istvan Novak et al., DesignCon 2010, Feb. 1–4, 2010, Santa Clara, California.
3. “3D Connection Artifacts in PDN Measurements,” by Istvan Novak et al., DesignCon 2023, Jan. 30–Feb. 2, 2023, Santa Clara, California.

This column originally appeared in the May 2023 issue of Design007 Magazine.

# Quiet Power: 3D Effects in Power Distribution Networks

05-22-2023

Signal integrity (SI) grew out of the electromagnetic compatibility discipline in the early 1990s and gradually became a hot topic in its own right. Although the term SI never appeared in the title, one of the first books on topic was Introduction to Electromagnetic Compatibility by Clayton Paul. About a decade later, power integrity (PI) became the new hot topic, creating a separate discipline on which a multitude of books and conference sessions were based.

View Story

# Quiet Power: Noise Mitigation in Power Planes

11-07-2022

Inductive kick has been a well-known phenomenon in the electronic industry from very early on. First associated with motors, AC-mains transformers and mechanical relays, people noticed large voltage spikes when the current-carrying circuit was opened. Later as more sophisticated electronic circuits emerged, the same thing was noticed any time when current was changing through an inductor, or for that matter, through any inductance, whether it was an intentionally placed discrete inductor piece or just the parasitic inductance associated with a current path. This phenomenon is captured by the third Maxwell equation, which describes Farady’s Law.

View Story

# Quiet Power: Uncompensated DC Drop in Power Distribution Networks

01-19-2022

One recurring question I get is how to factor the DC drop into the power distribution network design process. Whether you prefer time-domain based or frequency-domain based design approach, the DC drop on the distribution path must be taken into account. Professional tools can do a good job to simulate the DC voltage drop on power planes, vias and traces, so after completing the layout, it is always a good idea to check the DC drop to make sure that the design meets the requirements. Here, I will walk you through some of the important options and considerations.

View Story

# Quiet Power: Ask the Experts—PDN Filters

07-12-2021

In recent years I have been getting a lot of questions about PDN filters from my course participants and from friends, colleagues and even from strangers. Long gone are the days when the essence of power distribution design recommendation was “place a 0.1uF bypass capacitor next to each power pin.”

View Story

# Quiet Power: Friends and Enemies in Power Distribution

04-16-2021

In signal integrity, for high-speed signaling, high-frequency loss is usually considered a bad side effect that we want to minimize. The DC loss, on the other hand, matters much less, because in many high-speed signaling schemes we intentionally block the DC content of the signal.

View Story

# Quiet Power: Be Aware of Default Values in Circuit Simulators

08-27-2020

Simulators are very convenient for getting quick answers without lengthy, expensive, and time-consuming measurements. Istvan Novak explains how, sometimes, you can be surprised if you forget about the numerical limits and the limitations imposed by internal default values.

View Story

# Quiet Power: Do You Really Need That Ferrite Bead in the PDN?

07-30-2020

Many times, users have to rely on application notes from chip vendors to figure out how to design the PDN for the active device. Within this still vast area of application notes, Istvan Novak focuses on just one question that greatly divides even the experts: Is it okay, necessary, or harmful to use ferrite beads in the PDN?

View Story

# Quiet Power: PCB Fixtures for Power Integrity

02-15-2020

Power-integrity components—such as bypass capacitors, inductors, ferrite beads, or other small discrete components—can be characterized in fixtures. Istvan Novak discusses the wide range of PCB fixtures available for power integrity.

View Story

# Quiet Power: How Much Signal Do We Lose Due to Reflections?

11-18-2019

We know that in the signal integrity world, reflections are usually bad. In clock networks, reflection glitches may cause multiple and false clock triggering. In medium-speed digital signaling, reflections will reduce noise margin, and in high-speed serializer/deserializer (SerDes) signaling, reflections increase jitter and create vertical eye closure.

View Story