Beyond Design: How to Handle the Dreaded Danglers, Part 1

Reading time ( words)

Dangling via stubs can distort signals passing through your interconnect, and decrease the usable bandwidth of the signal. A via stub acts as a transmission line antenna, and has a resonant frequency determined by the quarter wavelength of the structure. At this frequency, the transmitted signal is greatly attenuated, by up to 3dB. For low-frequency signals, this is not much of an issue because these signals are significantly lower than the resonant frequency of the via stub.

However, for higher-frequency signals (>1GHz), which are becoming more common as performance specifications are increased, this issue becomes a problem because the signals are transmitted at frequencies near or at the resonant frequency of the via stub. Harmonic components that are odd multiples of the fundamental frequency can also be highly attenuated.

The conventional solution to this problem is to back-drill (or control-depth drill) the vias to bore out the via stub barrels, so that the via stubs are reduced in length, if not completely removed.

If the via is short, compared to the signal rise time, then it acts mostly as excess shunt capacitance. The entire length of the via contributes to the capacitance, while only the section where the signal current actually flows makes up the inductance. However, a long via stub can develop resonance that exacerbates the effects of its capacitance. I should point out that it is fine to have a plated through-hole (PTH) via, providing the signal goes in at one end and out at the other, using the entire length of the barrel.

When a via’s stub length is equal to a quarter wavelength of the signal frequency, the signal travels from the trace to the end of the stub and then bounces off the open circuit end-point and back to the trace for a total distance of a half wavelength. This half wavelength travel has the effect of shifting the phase of the signal by 180 degrees, creating resonance in the via stub. The phase-shifted, reflected signal has a maximum value at a time when the signal has a minimum value, and vice-versa.

The Nyquist frequency of a discrete signal is defined as a half of the sampling rate of the signal and will have a strong frequency component at this frequency. In addition, the signal can have strong power spectrum harmonic components at frequencies greater than the Nyquist frequency typically up to the 5th harmonic. The resonant frequency of the via stub is inversely proportional to the dielectric constant of the material, surrounding the via, with a wavelength of four times the length of the unused portion of the via.

To read this entire article, which appeared in the August 2016 issue of The PCB Design Magazine, click here


Suggested Items

Moving From 28 Gbps NRZ to 56 Gbps PAM-4: Is it a Free Lunch?

09/24/2018 | Yuriy Shlepnev, Simberian
The usual way of signaling through PCB interconnects is a two-level pulse, an encoding of 1s and 0s or bits, named NRZ (non-return-to-zero) or PAM-2 line code type. Increasing the data rate with the NRZ code type presents some obstacles. For a 28 Gbps NRZ signal, the bit time is about 35.7 ps with the main spectral lobe below 28 GHz. For a 56 Gbps NRZ signal, the bit time is about 17. 86 ps, with the main spectral lobe below 56 GHz. One can feel the problem already: Getting PCB interconnect analysis and measurements up to 56 GHz and beyond is very challenging, to say the least.

PCB Design Challenges: A Package Designer’s Perspective

09/17/2018 | Bill Acito, Cadence Design Systems
The challenges faced by the PCB designers of today are significant. If we examine the breadth of designs, we find ever-increasing data rates and more high-speed signal routing that drive additional challenges meeting signal-quality requirements, including reflection signal loss and crosstalk issues. At the same time, designers are being asked to complete designs in shorter cycle times and in smaller form factors. They must come up with new and more complex routing strategies to better control impedance and crosstalk. Manual implementation is often time-consuming and prone to layout errors.

BGA Fanout Routing Overview

09/04/2018 | Christian Keller, Altium
PCB developers are deluged with new challenges caused by increasing density and smaller components. Ball grid arrays (BGAs) create particular challenges during layout, with hundreds of connections in just a few square centimeters. Fortunately, designers now have options for addressing these issues.

Copyright © 2018 I-Connect007. All rights reserved.