New SI Techniques for Large System Performance Tuning

Reading time ( words)


Large systems with multiple configuration options and extended product lifecycles provide performance tuning opportunities such as SerDes setting optimizations and manufacturing improvements. This paper describes newly-developed techniques for equalization tuning and discontinuity reduction, offering additional design margin. Cost reductions are also achieved as new signal integrity (SI) techniques demonstrate performance parity, removing non-essential re-timers and PCBs layers. This is the fourth in a series of DesignCon papers detailing the design and implementation of a system characterized by multiple thousands of interconnected serial links spanning dozens PCBs, operating at 3rd and 4th generation serial link data rates (6 to 12 Gbps).   

1. Introduction

Simulation advancements released over 10 years ago allowed examination of serial links in greater detail, identifying performance limiters which motivated further refinements in the same. Once tuned, the technologies were scaled to rapidly scan thousands of serial links to identify failure modes in rogue channels enabling their correction and confident transition into production using simulated bit error ratios (BERs) as a qualifying metric . This paper leverages and enhances these same technologies to provide large-system SerDes setting optimization and cost reduction, highlighting recent advancements in equalization optimization techniques and algorithms.

SerDes setting optimizations are applied to a wide range of channels across systems of various sizes. Optimization techniques are described, automated, applied to thousands of links and performance gains are quantified. SerDes tuning processes were simpler when one or two taps were available in the Tx and the Rx equalization options were few. However, with newer technologies the number of setting options grows exponentially as a larger number of Tx taps are available and trade-offs must be made between Tx and Rx equalization. As such, new tuning techniques are necessary. Furthermore, using re-timers to handle excessively long channels (40+ inches) seemed essential in previous generations of serial links. However as PCB and SerDes technologies continue to improve—combined with the optimization techniques described—we find that re-timers may not necessarily warrant their associated cost, complexity, and real estate.  

Manufacturing improvements that enhance performance are also described. One example of a short connection with seven discontinuities spread across multiple PCB layers that initially showed multiple impedance changes in the 25% range is demonstrated to become nearly transparent over time. Relentless measurements on bare PCB fabrications, good vendor communication, and manufacturing process improvements and controls are key. Breakout traces longer than ¼” should be compensated. However, intentional trace layout manipulation in the presence of impedance control and re-imaging during fabrication must be carefully managed.

Dual-diameter via construction is shown to be a viable solution for reducing discontinuities when via lengths exceeds 200 mils, by using simulation confirmed by lab measurement to achieve 20% channel eye improvement in channels of various lengths. SI analysis also verifies acceptable performance in reduced layer-count PCBs to achieve lower cost.

To read this entire article, which appeared in the July issue of The PCB Design Magazine, click here.



Suggested Items

Happy Anniversary, Gerber Format: Looking Ahead to Digital Innovation

01/25/2019 | Patrick McGoff, Mentor, a Siemens business
This year, we celebrate the 55th anniversary of the introduction of the Gerber machine language format. We can thank H. Joseph Gerber, the man who took manual PCB design to the next level with the automated photoplotter, for giving us this format in 1964. Gerber immigrated to the United States in 1940 with his mother following the death of his father during the Holocaust. Gerber started Gerber Scientific Instrument Company in 1948 to commercialize his first patented invention—the variable scale.

Front-End Expert Mark Thompson of Prototron Circuits Publishes Book on Producing the Perfect Data Package

10/03/2018 | Dan Beaulieu
Errors and inaccuracies slow the process down because the CAM department has to correct their data package or ask customers to clarify their intent. In the quick-turn prototype business where people pay for time, a slowdown on a three-day turn can be a disaster. I recently sat down with Thompson to find out more about his new book and discuss the quest for the perfect data package.

Institute of Circuit Technology Hayling Island Seminar

10/10/2018 | Pete Starkey, I-Connect007
After an extreme summer heat wave had left trees dehydrated and struggling to morph into their customary display of reds and golds, the leaves were brown and brittle as the great and good of the UK printed circuit board industry crossed the bridge from the mainland of the south coast of England to Hayling Island for the autumn seminar of the Institute of Circuit Technology on September 20, 2018.

Copyright © 2019 I-Connect007. All rights reserved.