-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Ucamco Seeks Comments on Adding Netlists to Gerber
August 10, 2016 | Karel Tavernier, UcamcoEstimated reading time: 2 minutes
At Ucamco, we are dedicated to excellence in everything that we do. That includes our decades-long stewardship of Gerber, the de-facto standard image format for PCB design: our ongoing work on Gerber ensures that this free, open format keeps abreast of, and indeed drives, beneficial developments in PCB design and engineering.
Once again, we welcome your input on our latest proposal, which is to include the CAD netlist in Gerber. Our principal aim in doing so is to make life easier for electronics design, manufacturing and assembly professionals by facilitating clear, unequivocal communications prior to production. Before this goes live, we ask you to read the proposed new draft specification and share your comments and constructive criticism with us.
Further reading
In the new proposal, new X2 object attributes allow the inclusion of CAD netlists in Gerber fabrication data. These enable the following:
- The component reference designator, pin number and net name – a row in the CAD netlist - can be attached to the component pads in the Gerber file.
- The netlist can be attached to any conducting object.
- The component reference can be attached to any object, so it is now possible, for example, to identify all the legend objects belonging to a given component.
The goal of the Gerber netlist is to facilitate upfront communication between the different parties involved in design, assembly and automation.
To this end, and for example:
- A CAD netlist attached to pads defines the position and orientation of external components, which is essential for assembly and for complete board display.
- By using netlist names, even simple viewers can display netlists without the need for special algorithms to compute connectivity.
- The netlist provides a powerful redundancy check during CAM input, reducing the probability of image errors to virtually zero.
We have taken great care to make this new capability complete yet simple and straightforward in its implementation and adoption. True to the Gerber hallmark of simplicity and power, there are no needless bells and whistles.
The new capability is fully compatible with existing and legacy applications and files as the new attributes do not affect the image. Furthermore, the CAD netlist information and attributes are not mandatory, so if they are not needed to process a Gerber file, they can be skipped and the file remains valid. While these attributes provide very useful fabrication data, it is not necessary to expend any development effort to include them in design and manufacturing processes if they are not seen as bringing any benefit to a particular application.
This proposed new development overlaps to some degree with the venerable IPC-D-356 format, but the design goal is completely different. The 356 format aims to provide a data input method for bare board electrical test. Gerber netlist, rather than to drive testers, aims to facilitate upfront communication, prior to manufacturing proper. Accordingly, it does not contain the adjacency list, fiducials, and other information needed for electrical test. The advantages of the Gerber netlist lie precisely within this limitation as it is easier to understand and implement than 356.
Our sincere thanks go to Jean-Pierre Charras for his insightful comments which contributed so much to this draft.
We are publishing this draft specification to allow the Gerber user community to review and comment on the new feature before it is cast in concrete. To review the specification, click here. To share your comments and constructive criticism, click here.
Thank you,
Karel Tavernier
Managing Director
Ucamco
Suggested Items
Cadence, TSMC Collaborate on Wide-Ranging Innovations to Transform System and Semiconductor Design
04/25/2024 | Cadence Design SystemsCadence Design Systems, Inc. and TSMC have extended their longstanding collaboration by announcing a broad range of innovative technology advancements to accelerate design, including developments ranging from 3D-IC and advanced process nodes to design IP and photonics.
Ansys, TSMC Enable a Multiphysics Platform for Optics and Photonics, Addressing Needs of AI, HPC Silicon Systems
04/25/2024 | PRNewswireAnsys announced a collaboration with TSMC on multiphysics software for TSMC's Compact Universal Photonic Engines (COUPE). COUPE is a cutting-edge Silicon Photonics (SiPh) integration system and Co-Packaged Optics platform that mitigates coupling loss while significantly accelerating chip-to-chip and machine-to-machine communication.
Siemens’ Breakthrough Veloce CS Transforms Emulation and Prototyping with Three Novel Products
04/24/2024 | Siemens Digital Industries SoftwareSiemens Digital Industries Software launched the Veloce™ CS hardware-assisted verification and validation system. In a first for the EDA (Electronic Design Automation) industry, Veloce CS incorporates hardware emulation, enterprise prototyping and software prototyping and is built on two highly advanced integrated circuits (ICs) – Siemens’ new, purpose-built Crystal accelerator chip for emulation and the AMD Versal™ Premium VP1902 FPGA adaptive SoC (System-on-a-chip) for enterprise and software prototyping.
Listen Up! The Intricacies of PCB Drilling Detailed in New Podcast Episode
04/25/2024 | I-Connect007In episode 5 of the podcast series, On the Line With: Designing for Reality, Nolan Johnson and Matt Stevenson continue down the manufacturing process, this time focusing on the post-lamination drilling process for PCBs. Matt and Nolan delve into the intricacies of the PCB drilling process, highlighting the importance of hole quality, drill parameters, and design optimization to ensure smooth manufacturing. The conversation covers topics such as drill bit sizes, aspect ratios, vias, challenges in drilling, and ways to enhance efficiency in the drilling department.
Elevating PCB Design Engineering With IPC Programs
04/24/2024 | Cory Blaylock, IPCIn a monumental stride for the electronics manufacturing industry, IPC has successfully championed the recognition of the PCB Design Engineer as an official occupation by the U.S. Department of Labor (DOL). This pivotal achievement not only underscores the critical role of PCB design engineers within the technology landscape, but also marks the beginning of a transformative journey toward nurturing a robust, skilled workforce ready to propel our industry into the future.