Mentor Video: Impact of Power Integrity on Temperature


Reading time ( words)

One of the most common outputs from a DC Drop simulation is a current density plot.  But how much is too much current density?  The answer depends on temperature rise, and requires a PI-thermal co-simulation to properly characterize. 

HyperLynx PI does an iterative co-simulation to include the effects of current density on temperature rise, and the effect of temperature on current density and voltage drop, to quickly pinpoint problems in your PCB's power distribution network. This new video explains how designers can keep their PDS from feeling the heat.

To view this video, click here.

hyperlynx_screenshot.png

Share


Suggested Items

Achieving Optimum Signal Integrity During Layer Transition on High-Speed PCBs

07/11/2018 | Chang Fei Yee, Keysight Technologies
In electronic systems, signal transmission exists in a closed-loop form. The forward current propagates from transmitter to receiver through the signal trace. Meanwhile, the return current travels backward from receiver to transmitter through the power or ground plane directly underneath the signal trace that serves as the reference or return path. The path of forward current and return current forms a loop inductance. It is important to route the high-speed signal on a continuous reference plane so that the return current can propagate on the desired path beneath the signal trace.

Dave Wiens Discusses Multi-board Design Techniques

07/09/2018 | Andy Shaughnessy, I-Connect007
For our multi-board design issue, I interviewed Dave Wiens, product marketing manager for Mentor, a Siemens business. We discussed how the multi-board design technique differs from laying out single boards, along with the planning, simulation and analysis processes required to design multi-board systems.

Paving the Way for 400Gb Ethernet and 5G

06/26/2018 | Chang Fei Yee, Keysight Technologies
This article briefly introduces the 4-level pulse amplitude modulation (PAM-4) and its application in 400 Gigabit Ethernet (400GbE), to support the booming data traffic volume in conjunction with the deployment of 5G mobile communications. Furthermore, this article also highlights the essential pre-layout effort from signal integrity perspective for physical (PHY) link design on a PCB, including material selection, transmission line design and channel simulation to support 56Gbps data rate that paves the way for seamless communication in 400GbE.



Copyright © 2018 I-Connect007. All rights reserved.