Getting Signal Integrity Right by Design


Reading time ( words)

As clock frequencies increase and active devices and interconnect traces shrink and are placed ever closer together, signal integrity (SI) becomes an increasing challenge. Today, SI is typically addressed late in the design process after the PCB layout has been completed by performing complex and time-consuming 3D extractions and simulations for high-speed lines.

But with little attention being paid to SI during the layout process, simulation frequently identifies numerous SI problems. Multiple design and simulation iterations are often required to resolve these issues, in some cases causing delays in bringing the product to market and increasing nonrecurring expenses. An embedded SI checker helps by automatically checking for common mistakes that frequently cause SI problems such as missing shielding, return path discontinuities, ground or power loops, impedance mismatches, etc. Even with this approach, simulations are still required as a final check, but reducing the number of issues that must be addressed at this late stage helps bring the product to market faster and reduces engineering costs.

SI Design Challenges

Increasing data rates, higher IO counts and greater design complexity are leading to greater challenges in meeting SI and electromagnetic interference (EMI) requirements. For instance, 3DIC technology utilizes through-silicon vias (TSVs) to eliminate bond wires and further reduce interconnection distance in stacked chip configurations, providing higher speed performance and lower power consumption at the cost of creating many new opportunities for harmful radiation. Meanwhile, regulatory authorities are tightening electromagnetic compatibility (EMC) requirements by requiring compliance at higher and higher frequencies. The trend towards integrating multiple radios—each of which is an intentional radiator—into electronic products creates further challenges.

But the complexity of today’s designs and the high levels of automation required to complete them in a reasonable time period usually prevent electrical designers from paying more than cursory attention to SI during the design process. Nearly all PCB design tools have built-in design rule checkers (DRCs) but they typically evaluate the design from a manufacturability perspective, rather than from an SI perspective. Simulation is normally performed after the design has been completed, when it becomes possible to model its performance by calculating a 3D solution of Maxwell’s equations, which provides an elegant mathematical representation of electromagnetic interactions. The result, all too often, is that large numbers of SI problems are identified at a point relatively late in the design process when changes are very expensive to make. As a general rule, the cost of design changes generally increases by an order of magnitude or more as the design moves from conceptual to detailed to simulation.

To read this entire article, which appeared in the July 2016 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Nine Dot Connects: Good Design Instruction is a True Value-Add

11/09/2017 | Andy Shaughnessy, PCBDesign007
Nine Dot Connects has certainly blazed an interesting trail. The company started out as an Altium reseller, but in less than a decade, Nine Dot Connects has also become a design service bureau and a provider of PCB design instruction, training, and consulting services. I recently interviewed Paul Taubman, technical services director for Nine Dot Connects. We discussed the company’s expansion from VAR to service bureau and content provider, and the changing landscape of PCB design instruction.

AltiumLive Summit—Munich, Germany, Part 2

11/13/2017 | Pete Starkey, I-Connect007
Pete Starkey continues with his review of the AltiumLive PCB Design Summit held recently in Munich, Germany. The second day commenced with a new product launch. “Working together is hard” it read on the screen. Statistics indicated that 33% of new products were late getting to market, of which 28% were late due to insufficient collaboration, and up to 50% of potential revenue could be lost through being late to market. Then the screen read “NEXUS makes it easy!”

AltiumLive Summit—Munich, Germany, Part 1

11/07/2017 | Pete Starkey, I-Connect007
Altium held a very successful AltiumLive PCB Design Summit in San Diego, California at the beginning of October for the benefit of their North American design community, and followed it three weeks later with a counterpart European event in Munich. And what an eye-opener it proved to be—literally hundreds of delegates, a superbly organised and managed programme, billed as a completely immersive two-day interactive design experience on a theme of learning, connecting and getting inspired.



Copyright © 2017 I-Connect007. All rights reserved.