ICD Adds Matched Delay Optimization to Stackup Planner


Reading time ( words)

In-Circuit Design Pty Ltd (ICD), Australia, developer of the ICD Stackup and PDN Planner software, has released a Matched Delay Optimization feature for the Stackup Planner. 

Signals propagate at the speed-of-light in free space. However, this speed varies dramatically depending on the surrounding dielectric materials. Each layer, of a multilayer PCB, can have a very different propagation speed. This is particularly important for the latest high-speed DDR3/4 memory devices. The new “Matched Delay Optimization” feature, of the ICD Stackup Planner, allows you to not only match the length of busses, but takes this one step further by automatically calculating the appropriate length required to match the delay exactly. The integrated field solver simulates the flight time, of each signal layer, to quickly give you the results you need to effectively route memory.

ICD.jpg 

“A matched length of 2.3 inches for a DDR3/4 Data lane can produce up to 70ps delta, between signal layers, leaving the timing way outside the required DDR3/4 setup and hold times,” said Barry Olney, CEO. “Designers need to pay strict attention to the signal propagation, on each layer, ensuring the total flight time of the critical signals match, regardless of length. The ICD Stackup Planner now allows you to optimize this delay."

The relative signal propagation is displayed as a bar graph, once the matched length has been set. Selecting “Matched Delay” automatically optimizes the length, of each signal layer, to match the maximum delay. The user can then route the data lane, to the exact delay, in their preferred design tool.

About In-Circuit Design Pty Ltd

In-Circuit Design Pty Ltd, based in Australia, developer of the ICD Stackup and PDN Planner software, is a PCB Design Service Bureau and specialist in board level simulation. Visit www.icd.com.au.

Share

Print


Suggested Items

PCB Reliability: Via Design

07/12/2019 | Greg Ziraldo, Advanced Assembly
When considering the long-term reliability of a PCB, you must take into account any vias on your board. While an invaluable and essential part of board design, vias introduce weaknesses and affect solderability. This article will discuss vias, the potential concerns that are introduced into your board through their implementation, and how to minimize those concerns to acceptable levels.

Words of Advice: What are Your Biggest Problems Related to Flex Design?

07/16/2019 | Andy Shaughnessy, Design007 Magazine
In a recent survey, we asked the following question: What are your biggest problems related to flex design? Here are a few of the answers, edited slightly for clarity.

Design Is a Pivotal Piece of the Puzzle

07/03/2019 | I-Connect007 Editorial Team
As a field applications engineer at TTM Technologies, which has fabrication and manufacturing locations around the world, Julie Ellis sees a wide variety of customer design requirements. In this interview with the I-Connect007 Editorial Team, Julie explains how PCB designers can influence the development of the PCB. She shares a variety of tips and tricks that designers can implement early in the design process to help optimize fabrication and assembly later on and keep small issues from becoming big problems downstream.



Copyright © 2019 I-Connect007. All rights reserved.