ICD Adds Matched Delay Optimization to Stackup Planner


Reading time ( words)

In-Circuit Design Pty Ltd (ICD), Australia, developer of the ICD Stackup and PDN Planner software, has released a Matched Delay Optimization feature for the Stackup Planner. 

Signals propagate at the speed-of-light in free space. However, this speed varies dramatically depending on the surrounding dielectric materials. Each layer, of a multilayer PCB, can have a very different propagation speed. This is particularly important for the latest high-speed DDR3/4 memory devices. The new “Matched Delay Optimization” feature, of the ICD Stackup Planner, allows you to not only match the length of busses, but takes this one step further by automatically calculating the appropriate length required to match the delay exactly. The integrated field solver simulates the flight time, of each signal layer, to quickly give you the results you need to effectively route memory.

ICD.jpg 

“A matched length of 2.3 inches for a DDR3/4 Data lane can produce up to 70ps delta, between signal layers, leaving the timing way outside the required DDR3/4 setup and hold times,” said Barry Olney, CEO. “Designers need to pay strict attention to the signal propagation, on each layer, ensuring the total flight time of the critical signals match, regardless of length. The ICD Stackup Planner now allows you to optimize this delay."

The relative signal propagation is displayed as a bar graph, once the matched length has been set. Selecting “Matched Delay” automatically optimizes the length, of each signal layer, to match the maximum delay. The user can then route the data lane, to the exact delay, in their preferred design tool.

About In-Circuit Design Pty Ltd

In-Circuit Design Pty Ltd, based in Australia, developer of the ICD Stackup and PDN Planner software, is a PCB Design Service Bureau and specialist in board level simulation. Visit www.icd.com.au.

Share

Print


Suggested Items

Lee Ritchey on Reducing Respins by One

12/30/2020 | I-Connect007 Editorial Team
I-Connect007 recently spoke with Lee Ritchey about the subject of continuous improvement with a focus on DFM, specifically looking at the benefits of reducing the number of respins by just one. A longtime instructor and one of the authors of Right the First Time: A Practical Handbook on High-Speed PCB and System Design, Lee has spent decades preaching the value of solid DFM practices, so we asked him to discuss why so many OEMs accept multiple respins with each design project and what designers could do to eliminate just one spin. He also shares some of the lessons in reducing respins that he learned in the early days of Silicon Valley.

Real Time with… AltiumLive 2020: Vince Mazur Previews New Design Rule Features

11/03/2020 | I-Connect007 Editorial Team
Altium Technical Marketing Manager Vince Mazur discusses his presentation at the recent AltiumLive, which focused on updates to Altium Designer's approach to creating design rules and constraints. Vince explains that these features will be more intuitive for the user, and the update, which is currently in beta, will be released in the future. The company is shifting from “rule-centric” design rules features to capabilities that are more “design-centric,” with applicable rules for each object available at one click.

Real Time with… AltiumLive Europe: 21st-Century Tools Keynote

10/22/2020 | Pete Starkey, I-Connect007
Good morning, Europe!” Altium VP of Marketing Lawrence Romine said as he introduced the European edition of Altium’s PCB design conference—established as an annual must-attend event, but for 2020 presented in a virtual format. Pete Starkey brings you the details from AltiumLive Europe's opening keynote on 21st-century tools and what's coming in 2021.



Copyright © 2021 I-Connect007. All rights reserved.