The Shaughnessy Report: The Designer Roundtable Roundup


Reading time ( words)

Every year, I attend SMTA Atlanta, just across town. You have to love a local trade show! No airlines, no jet lag, and no hotels. It’s a small show; it would fit in a school gymnasium. 

Regional tabletop shows like this may be the next big thing. Fees for exhibiting are so low that it’s hard to justify not exhibiting. Some companies had their local reps manning the booths, but I talked to exhibitors who flew in from all over the East Coast, including one technologist from Canada. If you can tie in a few customer visits, the trip can pay for itself. 

But for me, the highpoint of SMTA Atlanta is the Designers Roundtable. This informal gathering usually draws about a dozen PCB designers, some of them ex-Scientific Atlanta veterans. It’s moderated by UPMG’s Pete Waddell, and we bounce questions off the designers for an hour or so. It’s very informal, and it draws many of the PCB designers in metro Atlanta.   

This year the roundtable had 15 attendees, up from 12 last year. Two of the new attendees were under 35, which surprised all of us. They design medical boards, which isn’t such a surprise; that’s one segment that keeps on growing. Most of the designers attending work for Cisco, Siemens, Sienna, NCR, and a few other smaller firms. 

A few takeways: None of these designers thought much of solder mask-defined pads, because they create more problems than they solve. 

  • They don’t trust CAD vendors’ libraries, and there’s not much love for OEMs’ libraries either. One designer said he spends hours re-inventing the wheel designing footprints he’s used before. 
  • They didn’t see much hope for the new “pay per use” license being floated by companies like ANSYS. One designer said that soon they’d all be back renting mainframe time like it was 1987 all over again. 
  • As always, most designers at the roundtable have a love/hate relationship with their EDA tools. One Cadence user said he really loves his tool’s horsepower, but he’s glad Dal Tools makes Cadence tools work better.   
  • None of these attending designers, or even their companies, use signal integrity or EMC simulation. One designer said, “All of the simulation in the chip is already done.” 
  • Most of these designers don’t like updating their EDA tools because each new rev of the tool contains even more errors than the previous rev.  

To read this entire article, which appeared in the May 2016 issue of The PCB Design Magazine, click here.

Share


Suggested Items

SiSoft Preparing for DDR5 Simulation Next Year

11/01/2017 | Andy Shaughnessy, PCB Design007
DDR5 is expected to double the memory bandwidth and density of DDR4. Andy Shaughnessy recently spoke with SiSoft CTO Walter Katz about his company’s efforts to hit the market with this game-changing technology in 2018.

The History of Predictive Engineering

11/01/2017 | Happy Holden, I-Connect007
It all started in 1983, at HP, when I complained to our group's vice president that our W. Edwards Deming and Total Quality Management (TQM) Six Sigma training was being concentrated in PCB manufacturing. We had eliminated final inspection and instead placed quality in the hands of the operators with a final electrical test. The electrical test was governed by what we learned from Deming.

Sunstone Integrates SnapEDA Libraries into PCB123

10/25/2017 | Andy Shaughnessy, PCB Design007
Sunstone Circuits and SnapEDA recently announced that SnapEDA’s parts library would be integrated into Sunstone’s PCB123 design tool. During PCB West, I interviewed EDA Product Manager Nolan Johnson of Sunstone Circuits and SnapEDA President Natasha Baker. We discussed their new partnership, the changing parts library landscape, and where the companies see this alliance heading in the future.



Copyright © 2017 I-Connect007. All rights reserved.