Beyond Design: DDR3/4 Fly-by vs. T-topology Routing


Reading time ( words)

JEDEC introduced fly-by topology in the DDR3 specification for the differential clock, address, command and control signals. The advantage of fly-by topology is that it supports higher-frequency operation, reduces the quantity and length of stubs and consequently improves signal integrity and timing on heavily loaded signals. Fly-by topology also reduces simultaneous switching noise (SSN) by deliberately causing flight-time skew, between the address group and the point-to-point topology signals, of the data groups. To account for this skew, the DDR3/4 controller supports write leveling. The controller must add the write leveling delays to each byte lane to maintain the strobe to clock requirement at the SDRAMs.

T-topology can be challenging to route, particularly double T-topology with four back-to-back SDRAMs, but it can be advantageous when using multi-die packages. The fly-by topology used in Figure 3 is much easier to route but does not work well with high-capacitance loads, such as LPDDR3 DDP (double die package) and QDP (quad die package) devices. IC fabricators basically arrange dies in parallel to increase package density which can also increase input capacitance by up to four times. Excessive ring-back is often present in the first few nodes of the daisy chain.

This is the reason why the T-topology was developed. However, if you are supporting only SDP (single die package) devices, then the fly-by is the most straightforward approach. It doesn't matter which topology you use, though—both fly-by and double T-topologies should work fine. If you are using a DDP device, then double-T topology works better than fly-by in terms of delivering a better system margin.

During a write cycle, using the fly-by topology, data strobe groups are launched at separate intervals to coincide with the clock arriving at memory components on the SODIMM or PCB, and must meet the timing parameter between the memory clock and DQS defined as tDQSS of ± 0.25 tCK. The PCB design process can be simplified using the leveling feature of the DDR3/4. The fly-by, daisy chain topology increases the complexity of the controller design to achieve leveling but fortunately, greatly improves performance and eases board layout for DDR3/4 designs.

To read this entire article, which appeared in the April 2016 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Lee Ritchey On the Future of PCB Design

12/11/2017 | Barry Matties, Publisher, I-Connect007
I spoke with long-time PCB design instructor and Right the First Time author Lee Ritchey during the recent AltiumLive event in Germany. Lee and I discussed everything from the advice he offers to young PCB designers to his thoughts on where the industry is going and what’s missing from today’s electrical engineering curriculum.

Cannonballs, eBooks, and Signal Integrity

12/04/2017 | Andy Shaughnessy and Pete Starkey, I-Connect007
I-Connect007 editors Andy Shaughnessy and Pete Starkey recently met with Polar Instruments Managing Director Martyn Gaudion at productronica. They discussed the success of "The Printed Circuit Designer’s Guide to…Secrets of High-Speed PCBs," the ongoing challenge of facilitating communication between designers and fabricators, and the influence of chemical bond-enhancement processes on insertion loss.

Zuken Teams With Nano Dimension for 3D Printing Design Flow

11/25/2017 | Andy Shaughnessy, PCB Design007
At PCB West, Zuken shared a booth with Nano Dimension. Zuken has been working with Nano Dimension for some time, and adding support for 3D printing and nanotechnology to its design tool platforms. I sat down with Zuken’s Humair Mandavia and Nano Dimension’s Simon Fried to learn more about this alliance, and to find out more about this odd-looking box being demonstrated in Zuken’s booth.



Copyright © 2017 I-Connect007. All rights reserved.