Beyond Design: DDR3/4 Fly-by vs. T-topology Routing


Reading time ( words)

JEDEC introduced fly-by topology in the DDR3 specification for the differential clock, address, command and control signals. The advantage of fly-by topology is that it supports higher-frequency operation, reduces the quantity and length of stubs and consequently improves signal integrity and timing on heavily loaded signals. Fly-by topology also reduces simultaneous switching noise (SSN) by deliberately causing flight-time skew, between the address group and the point-to-point topology signals, of the data groups. To account for this skew, the DDR3/4 controller supports write leveling. The controller must add the write leveling delays to each byte lane to maintain the strobe to clock requirement at the SDRAMs.

T-topology can be challenging to route, particularly double T-topology with four back-to-back SDRAMs, but it can be advantageous when using multi-die packages. The fly-by topology used in Figure 3 is much easier to route but does not work well with high-capacitance loads, such as LPDDR3 DDP (double die package) and QDP (quad die package) devices. IC fabricators basically arrange dies in parallel to increase package density which can also increase input capacitance by up to four times. Excessive ring-back is often present in the first few nodes of the daisy chain.

This is the reason why the T-topology was developed. However, if you are supporting only SDP (single die package) devices, then the fly-by is the most straightforward approach. It doesn't matter which topology you use, though—both fly-by and double T-topologies should work fine. If you are using a DDP device, then double-T topology works better than fly-by in terms of delivering a better system margin.

During a write cycle, using the fly-by topology, data strobe groups are launched at separate intervals to coincide with the clock arriving at memory components on the SODIMM or PCB, and must meet the timing parameter between the memory clock and DQS defined as tDQSS of ± 0.25 tCK. The PCB design process can be simplified using the leveling feature of the DDR3/4. The fly-by, daisy chain topology increases the complexity of the controller design to achieve leveling but fortunately, greatly improves performance and eases board layout for DDR3/4 designs.

To read this entire article, which appeared in the April 2016 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

EMA President Manny Marcano: EDA Tools Are Essential

04/03/2020 | Andy Shaughnessy, I-Connect007
In this interview, Editor Andy Shaughnessy speaks with Manny Marcano, president of EMA EDA Automation, who shares an update on the company's current level of business operations under COVID-19 restrictions. Marcano explains that EMA is classified as an essential business due to its work with the defense segment and that employees are now working from home. He also discusses the company's free work-from-home license offer and why he is available to help any designers or design engineers who have questions during these changing times.

This Month in Design007 Magazine: Mentor—Managing Small Problems for Profitability

03/26/2020 | Andy Shaughnessy, I-Connect007
At DesignCon, I met up with Todd Westerhoff, product marketing manager for highspeed design at Mentor, a Siemens Business, to discuss common design profitability issues and cost-aware PCB design. He explains how simple problems can “slip through the cracks” and cause delays, what you can do, and how first-order analysis can make simulation accessible to designers who wouldn’t simulate otherwise.

Design007 Survey: Profitability in Your Design Process

03/12/2020 | Andy Shaughnessy, Design007 Magazine
In a recent survey, we asked the following question: What part does profitability play in your PCB design planning process? Here are a few of the comments, edited slightly for clarity.



Copyright © 2020 I-Connect007. All rights reserved.