Brooks' Bits: How Many Vias Does It Take To…?

Reading time ( words)

Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.

OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.

During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:

The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.

But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.

If there was ever a result that cried out “show me,” this was it.

So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.

Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces. 

To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.


Suggested Items

IPC-2581 Demo Draws a Crowd at IPC APEX EXPO

03/21/2018 | Real Time with...IPC
During IPC APEX EXPO 2018, the IPC-2581 Consortium held a demo of this open-source data transfer standard, attracting numerous designers, fabricators and assembly providers. Jim Pierce of Axiom Electronics and Bob Miklosey of Aegis Software sat down to discuss the demo and their involvement with the consortium. Axiom now charges more for designs submitted in the Gerber format.

Still Using 1980s Formats for Design Data Handoff?

03/09/2018 | Hemant Shah and Ed Acheson, Cadence Design Systems
The IPC-2581 format was created in the early 2000s with the merger of two competing formats: ODB++ and GENCAM. The new format, the brainchild of the late Dieter Bergman, languished with no adoption until 2011, when a small group of companies created the IPC-2581 Consortium with the goal of getting this open, neutral and intelligent format adopted. The consortium has been growing steadily in recent years. Its membership now includes more than 100 associate members in addition to its more than 90 corporate members.

RTW IPC APEX EXPO: Polar Instruments Discusses New Engineer, SpeedStack Upgrades

03/07/2018 | Real Time with...IPC
During IPC APEX EXPO 2018, Polar Instruments' Lupita Maurer and Geoffrey Hazelett sat down with Editor Andy Shaughnessy to discuss upgrades to their SpeedStack tool and Lupita's new position with the company.

Copyright © 2018 I-Connect007. All rights reserved.