Brooks' Bits: How Many Vias Does It Take To…?


Reading time ( words)

Sounds like the opening words of a bad joke. Well, here’s the answer, and it’s no joke: One! That’s right. No matter how much current you are putting down the trace, all you need is a single via. And a small one, at that.

OK, that last statement might not be true in EVERY single case. But it is true in a LOT more cases than you think. I will explain why in this column.

During 2015, I enjoyed a very productive collaboration with Dr. Johannes Adam, from Leimen, Germany. That collaboration resulted in several papers, but one in particular is relevant for this column, “Via Currents and Temperatures.” In that paper, we used a simulation tool, thermal risk management (TRM), developed by Dr. Adam, to simulate current flowing through a via and then determine the temperature of the via. The conventional wisdom is that the conducting cross-sectional area of the via should be the same as (or greater than) the cross-sectional area of the trace (conductor.) IPC 2152 explicitly endorses this:

The cross-sectional area of a via should have at least the same cross-sectional area as the conductor or be larger than the conductor coming into it. If the via has less cross-sectional area than the conductor, then multiple vias can be used to maintain the same cross-sectional area as the conductor.

But our results contradicted this; they suggested that the temperature of the via was controlled by the trace, and as long as the trace was sized correctly, any old (single) via was good enough.

If there was ever a result that cried out “show me,” this was it.

So I set out on a path to build a test board, test it, and verify the simulation results. This type of study would not have been possible without the cooperation of several people and organizations. In particular, I want to thank my longtime partner Dave Graves (now with Monsoon Solutions in Bellevue, Washington) for helping prepare the final artwork for the test board. C-Therm Technologies (Fredericton, New Brunswick) graciously measured the thermal conductivity of the board material to facilitate the simulation. And a special thanks to Prototron Circuits of Redmond, Washington, who provided the test boards and also the microsectioning work and measurements. And my collaborator on trace thermal issues, Johannes Adam, continues to be a great help in evaluating results.

Figure 1 illustrates the relevant portion of the test board. There are two 0.5 oz. test traces, each six inches long, each consisting of two, three-inch segments (top and bottom) connected by a single 10 mil diameter via. The via is plated to approximately one ounce. One test trace is 27 mil wide, providing approximately the same cross-sectional area as the conducting area of the via. The other trace is 200 mil wide. It is important to note that the vias are identical for the two traces. 

To read this entire article, which appeared in the March 2016 issue of The PCB Design Magazine, click here.

Share




Suggested Items

Kris Moyer Discusses New IPC Design Role

02/16/2022 | I-Connect007 Editorial Team
The I-Connect007 Editorial Team spoke with Kris Moyer, a longtime PCB designer who has just joined IPC’s Education Foundation. Kris was one of the judges and creators of the IPC Design competition that culminated at IPC APEX EXPO, and he was eager to discuss his new job and the cutting-edge technology he’s seen lately, including additive, flex, and rigid-flex circuits. I-Connect007 is your source for coverage of IPC APEX EXPO 2022.

Wild River ISI-56 Platform Accelerates SerDes Testing

02/02/2021 | Andy Shaughnessy, Design007 Magazine
I recently spoke with Al Neves, founder and CTO of Wild River Technology, about the release of their new ISI-56 loss modeling platform. Al explains why it was so critical that this tool meets the stringent requirements of the IEEE P370 specification (which he helped develop), and why he believes this is currently the best tool for SerDes testing and characterization.

Book Excerpt: Thermal Management With Insulated Metal Substrates, Part 5

01/19/2021 | Didier Mauve and Ian Mayoh, Ventec
The following is an excerpt from Chapter 5 of "The Printed Circuit Designer's Guide to... Thermal Management With Insulated Metal Substrates," written by Ventec International Group’s Didier Mauve and Ian Mayoh. In this free eBook, the authors provide PCB designers with the essential information required to understand the thermal, electrical, and mechanical characteristics of insulated metal substrate laminates.



Copyright © 2022 I-Connect007. All rights reserved.