SiSoft to Present, Exhibit at SPI 2016 in Italy May 8-11


Reading time ( words)

Signal Integrity Software (SiSoft) will be presenting and exhibiting at the IEEE Workshop on Signal and Power Integrity (SPI) 2016 in Turin, Italy. For 19 years, the SPI event has brought together developers and researchers from industry and academia in order to encourage cooperation. 

SiSoft’s technologists will be available in the SiSoft booth to discuss attendees’ signal integrity issues during exhibit hours. During the conference, SiSoft will present the following:

Tuesday, May 10, 4:15-4:30 pm
"7 Challenging SI/PI Problems that Have No Existing Solution"
--Donald Telian, SI Guys

Wednesday, May 11, 9:30-9:50 am
"Ripple Analysis: Identify and Quantify Reflective Interference through ISI Decomposition" 
--Richard Allred, SiSoft

SiSoft will also be presenting the following at the European IBIS Summit, which is co-located with the SPI 2016 Conference:

"Understanding IBIS-AMI Simulations"
--Richard Allred, SiSoft

"Using IBIS-AMI Models to Maximize Data Rate Given SerDes EQ and Channel ISI/Loss"
--Donald Telian, SI Guys

Location
Starhotel Majestic
Corso Vittorio Emanuele II, 54
Turin, Italy

Conference registration information may be found by clicking here

About SiSoft
SiSoft provides award-winning EDA simulation software, methodology training and consulting services for system-level high-speed design. Quantum Channel Designer is the industry’s premier channel simulator for the design and analysis of multi-gigabit serial links and a DesignVision Award Winner. Quantum-SI is the leading solution for integrated signal integrity, timing and crosstalk analysis of high-speed parallel interfaces. SiSoft’s software products automate comprehensive pre- and post-route analysis of high-speed interfaces, detailing a design’s operating voltage and timing margins. Visit www.sisoft.com.

 

 

 

 

 

Share

Print


Suggested Items

Lee Ritchey on Reducing Respins by One

12/30/2020 | I-Connect007 Editorial Team
I-Connect007 recently spoke with Lee Ritchey about the subject of continuous improvement with a focus on DFM, specifically looking at the benefits of reducing the number of respins by just one. A longtime instructor and one of the authors of Right the First Time: A Practical Handbook on High-Speed PCB and System Design, Lee has spent decades preaching the value of solid DFM practices, so we asked him to discuss why so many OEMs accept multiple respins with each design project and what designers could do to eliminate just one spin. He also shares some of the lessons in reducing respins that he learned in the early days of Silicon Valley.

Real Time with… AltiumLive 2020: Vince Mazur Previews New Design Rule Features

11/03/2020 | I-Connect007 Editorial Team
Altium Technical Marketing Manager Vince Mazur discusses his presentation at the recent AltiumLive, which focused on updates to Altium Designer's approach to creating design rules and constraints. Vince explains that these features will be more intuitive for the user, and the update, which is currently in beta, will be released in the future. The company is shifting from “rule-centric” design rules features to capabilities that are more “design-centric,” with applicable rules for each object available at one click.

Real Time with… AltiumLive Europe: 21st-Century Tools Keynote

10/22/2020 | Pete Starkey, I-Connect007
Good morning, Europe!” Altium VP of Marketing Lawrence Romine said as he introduced the European edition of Altium’s PCB design conference—established as an annual must-attend event, but for 2020 presented in a virtual format. Pete Starkey brings you the details from AltiumLive Europe's opening keynote on 21st-century tools and what's coming in 2021.



Copyright © 2021 I-Connect007. All rights reserved.