Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share

Print


Suggested Items

Advances in Medical Diagnostics Using LoC and LoPCB Technologies

03/31/2020 | Pete Starkey and Happy Holden, I-Connect007
Several techniques for detection and diagnosis of COVID-19 are currently under development, some of which may detect the novel virus exclusively; others may also detect strains that are genetically similar. A detection kit recently announced uses technology based on a portable lab-on-chip (LoC) platform capable of detecting, identifying, and differentiating MERS-CoV, SARS-CoV, and COVID-2019 in a single test.

Joe Clark Says DownStream Is Ready for More Growth in 2020

02/20/2020 | Kelly Dack, CID+, EPTAC
Joe Clark, co-founder of DownStream Technologies, gives Kelly Dack an overview of the company and their innovative product line, which serves to smooth the bumps that can occur between source design output and manufacturing line input. As Joe explains, 2019 was a great year for the company, and he expects that trend to hold through 2020.

Insulectro Works to Bridge the Fabricator/Designer Gap

12/19/2019 | Barry Matties, I-Connect007
Barry Matties sat down with Insulectro’s Megan Teta and Mike Creeden to discuss trends they see in the materials market and how they’re working to bridge the gap between fabrication and design, including helping designers understand what they can do to make a board more manufacturable.



Copyright © 2020 I-Connect007. All rights reserved.