Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Lee Ritchey On the Future of PCB Design

12/11/2017 | Barry Matties, Publisher, I-Connect007
I spoke with long-time PCB design instructor and Right the First Time author Lee Ritchey during the recent AltiumLive event in Germany. Lee and I discussed everything from the advice he offers to young PCB designers to his thoughts on where the industry is going and what’s missing from today’s electrical engineering curriculum.

Who Really Owns the PCB Layout?

12/08/2017 | Paul Taubman, Nine Dot Connects
In order to understand the current climate, we have to look at the division of labor that took place in electronic design about 40 years ago. The labor was divided into two processes, with the first being the design itself. This process was (and still is) owned by the electrical engineers. Though circuit design has changed, the methods for representing the circuit have not. Paul Taubman of Nine Dot Connects explains.

Cannonballs, eBooks, and Signal Integrity

12/04/2017 | Andy Shaughnessy and Pete Starkey, I-Connect007
I-Connect007 editors Andy Shaughnessy and Pete Starkey recently met with Polar Instruments Managing Director Martyn Gaudion at productronica. They discussed the success of "The Printed Circuit Designer’s Guide to…Secrets of High-Speed PCBs," the ongoing challenge of facilitating communication between designers and fabricators, and the influence of chemical bond-enhancement processes on insertion loss.



Copyright © 2017 I-Connect007. All rights reserved.