Beyond Design: Stackup Planning, Part 4


Reading time ( words)

In this final part of the Stackup Planning series, I will look at 10-plus layer counts. The methodology I have set out in previous columns can be used to construct higher layer-count boards. In general, these boards contain more planes and therefore the issues associated with split power planes can usually be avoided. Also, 10-plus layers require very thin dielectrics in order to reduce the total board thickness. This naturally provides tight coupling between adjacent signal and plane layers reducing crosstalk and electromagnetic emissions.

In high-speed digital designs, transient ground currents are the primary source of both unwanted noise voltages and radiated emissions. In order to minimize these emissions, the impedance of the ground should be minimized by reducing the inductive loop area. Inductance is directly proportional to the length of the conductor, so keep the loop area as short as possible.

To minimize inductance, two conductors (signal traces or ground planes) that carry current in the same direction should be separated. However, two conductors that carry current in the opposite direction (such as signal and ground planes or power and ground planes) should be positioned as closely as possible. Both these cases also help eliminate crosstalk.

Here are some additional rules for high-speed design:

  1. Use multiple ground planes, where possible, rather than power planes, in the stackup to isolate signal layers.
  2. Place stitching ground vias close to every signal transition (via) to provide a short current return path.
  3. Spread numerous ground stitching vias around the board to connect the multiple ground planes through a low impedance path.
  4. Don’t use ground pours on signal layers as this reduces the impedance of nearby traces. If you must, in order to balance copper, separate the signal and pour by 20 mils.

If power planes are used as reference planes, then the return current must transverse stitching capacitors in order to jump between ground and power planes. The current flowing through these stitching capacitors will create a voltage drop across them. These voltages may radiate adding to system noise problems. 

To read this entire column, which appeared in the October 2015 issue of The PCB Design Magazine, click here.

Share


Suggested Items

Faster Board Speeds Demand Constraint-Driven Design

06/19/2018 | Ralf Bruening, Zuken
Using powerful constraint techniques can be a double-edged sword. While the design process is made much safer by including constraints, it is all too easy to over-constrain the design and make it impossible to complete routing and placement. Even paper design guidelines can make products uneconomic to produce unless a great deal of engineering knowledge is applied during the design.

Experts Discussion: What Does 5G Mean to Materials and EDA Tools?

06/06/2018 | Andy Shaughnessy, Design007 Magazine
Whether we’re ready for it or not, 5G technology is coming. We decided to speak with John Hendricks, market segment manager for wireless infrastructure at Rogers Corporation, and Ben Jordan, director of product and persona marketing for Altium, about the challenges related to 5G and what this means for PCB designers and fabricators.

Design and Manufacturing Perspectives from DISH Technology’s Les Beller

05/30/2018 | Barry Matties, I-Connect007
I recently interviewed Les Beller, a long-time PCB designer who is now a manufacturing engineer for DISH Technology. We discussed his company’s business shift towards 5G and streaming, and the stresses that puts on a design team. He also explains the greatest challenges that he’s facing with HDI and higher frequencies, and the added importance for designers to understand the manufacturing process and DFM tools.



Copyright © 2018 I-Connect007. All rights reserved.