Fighting the War on Failure


Reading time ( words)

In the August 2015 issue of The PCB Design Magazine, the focus is on the “War on Failure,” a war that your company is likely already prosecuting. The big question is this: Can we ever win this war?

No one in this industry sets out to fail, except failure analysis test engineers. But failure is a part of life for designers and manufacturers of electronics. Our reader surveys show that failure affects nearly everyone in the PCB industry: designers, fabricators, assembly providers, OEMs, and suppliers. 

And failure itself is difficult to define; everyone has a different definition.

The meaning of “failure” seems to evolve over time. Think about this: The PCB design process of the past would be considered a failure today. Decades ago, many PCB designs went through multiple design iterations and board re-spins. No one labeled those actions as failures; it’s just the way the process worked back then.

There was no hand-wringing about it, no post-mortem meetings full of downcast faces, wondering what went wrong. That was the accepted practice. I bet design managers included these multiple steps in their department’s flow charts.

Multiple iterations and board re-spins weren’t an issue until price and time-to-market made them an issue. Once high-speed PCBs became the norm, doing redesigns and building prototype after prototype was no longer financially feasible. Design teams began using simulation and analysis, the “right the first time” movement took off, and now we look at the old way as a failure.

The same holds true for PCB fabrication and assembly providers. The scrap rates of the past would run a company out of business today. Now, manufacturers are adopting processes like Lean and Six Sigma to help eliminate as much waste as humanly possible. Six Sigma’s 99.997% rate of perfection is no longer considered an unattainable dream.   

What Does Failure Mean to You?

That was one of the first questions I posed in our cover story interview, “Kelly Dack and Mark Thompson Unite in the War on Failure.” Kelly and Mark come from design and CAM backgrounds, respectively, and they’ve teamed up in this ongoing battle. In this interview, they discuss their definition of failure, some of the more common failures they see from their perspectives, and a variety of ways to keep failures to a minimum. But as they point out, we’ll probably never eliminate failure completely from the PCB industry.

Paul Reid’s feature column, “Failure Mode: Hole Wall Pullaway,” details how stress-relieving and stress-inducing HWPA can cause copper plating in a plated through-hole to be pulled away from the dielectric of the hole wall. As usual, Paul brought along a few of his super cool cross-section animations that show these defects as they happen.

In Tim Haag’s feature column, “Failure May Not be an Option, But Sometimes it’s a Reality,” he discusses some of the mistakes, miscues, and missteps that are common among PCB designers. Working off the famous line by Ed Harris’ character in Apollo 13, “Failure is not an option,” Tim explores everything from not using all of your EDA tool’s inherent capabilities to using far too much automation.

In “Mentor Graphics Helps Bridge Gap between PCB and RF,” Barry Matties interviews Per Viklund, director of IC packaging and RF product lines for Mentor, and Business Development Manager Alex Caravajal. Per and Alex explain how Mentor is helping bring together the RF and PCB design worlds, and their plans to accelerate the RF design cycle.

We also bring you the latest in columnist Barry Olney’s continuing series, “Stackup Planning, Part 3.” This month, Barry looks into stackup configurations for high layer-count, high-speed PCBs, with some stackup tricks for eight-layer designs.

Columnist John Coonrod offers a “Brief Overview of High-Frequency Laminates,” explaining their moisture absorption challenges, thermal properties, and thickness control. He also addresses the use of special fillers to achieve good CTE values and greater stability.

DfR Solutions’ Tom O’Connor offers an update on the ongoing shortage of engineers graduating in North America in “Training the Next-Generation Engineer: When Does it Begin and End?” Tom focuses on the efforts to attract more smart young students to the STEM disciplines, and the need to jump-start these efforts right now, before it’s too late.

This month, our sister magazines The PCB Magazine and SMT Magazine also focus on the war on failure from their perspectives, so don’t forget to check them out. 

I’ll see you next month, when we devote the September issue to automotive electronic design. Enjoy the last of your summer—show time is around the corner!

 

Share


Suggested Items

Lee Ritchey On the Future of PCB Design

12/11/2017 | Barry Matties, Publisher, I-Connect007
I spoke with long-time PCB design instructor and Right the First Time author Lee Ritchey during the recent AltiumLive event in Germany. Lee and I discussed everything from the advice he offers to young PCB designers to his thoughts on where the industry is going and what’s missing from today’s electrical engineering curriculum.

Who Really Owns the PCB Layout?

12/08/2017 | Paul Taubman, Nine Dot Connects
In order to understand the current climate, we have to look at the division of labor that took place in electronic design about 40 years ago. The labor was divided into two processes, with the first being the design itself. This process was (and still is) owned by the electrical engineers. Though circuit design has changed, the methods for representing the circuit have not. Paul Taubman of Nine Dot Connects explains.

Cannonballs, eBooks, and Signal Integrity

12/04/2017 | Andy Shaughnessy and Pete Starkey, I-Connect007
I-Connect007 editors Andy Shaughnessy and Pete Starkey recently met with Polar Instruments Managing Director Martyn Gaudion at productronica. They discussed the success of "The Printed Circuit Designer’s Guide to…Secrets of High-Speed PCBs," the ongoing challenge of facilitating communication between designers and fabricators, and the influence of chemical bond-enhancement processes on insertion loss.



Copyright © 2017 I-Connect007. All rights reserved.