Keysight Seminar Focuses on Signal/Power Integrity


Reading time ( words)

This free seminar will discuss the new features included in Keysight’s EEsof EDA simulation tools and how the software helps engineers focused on high-speed digital electronics solve their toughest design challenges. The seminar will look at all stages of the pre-layout, post-layout and measurement design flow.

Tools featured in the seminar include: ADS, ADS Controlled Impedance Line Designer (CILD), SI S-parameter analysis tools, and the ADS PCIe and USB test benches used with Keysight real-time oscilloscope certified test compliance software.

Attendees also will see a preview of the new power integrity PI Pro simulator with IR drop and decoupling capacitor optimization, available in upcoming release of ADS 2015.09. Registration is required to attend.

When:
July 14 and July 16

Where:
Agilent Technologies, 5301 Stevens Creek Boulevard, Santa Clara, CA, the Aristotle Room.

To register, click here. For additional information, visit www.keysight.com/find/eesof.

 

Share

Print


Suggested Items

Just Ask Heidi Barnes: The Exclusive Compilation

01/15/2021 | I-Connect007 Editorial Team
We asked for your questions for Keysight Technologies' Heidi Barnes, and you took us up on it! We know you all enjoyed reading these questions and answers, so we’ve compiled all of them into one article for easy reference. We hope you enjoy having another bite at the apple.

TTM’s Approach to Stackup Design: Train the Customer

01/12/2021 | I-Connect007 Editorial Team
In this interview with the I-Connect007 Editorial Team, TTM’s Julie Ellis and Richard Dang drill down into stackup design, detailing some of the common stackup challenges that their customers face when designing for both prototype and volume levels, and offering advice to designers or engineers who are struggling with stackup issues. They also discuss why having too many different prepregs in a stackup can be asking for trouble, and how proper stackup design can optimize both the fabrication and assembly processes.

Cutting Respins: Journey to the Single-spin PCB

01/07/2021 | Chris Young, The Goebel Company
PCB design is more than a short sprint to the finish line; it is a journey best suited for the prepared adventurer. According to a study by Lifecycle Insights, the average PCB design project requires 2.9 respins. These respins can cost anywhere from tens of thousands to millions of dollars—each! As an engineer/business owner, I find respins frustrating because I would rather spend my time and money applying scientific principles inventing, improving technology, and solving problems. I am not an advocate for perfectionism, but rather I focus on becoming a better adventurer. Sometimes I get to taste the sweet wine that is a single spin PCB. As fellow adventurers, let’s discuss some topics that influence unnecessary return trips on our PCB design journey: simulation, technical reviews, and interest in PCB design.



Copyright © 2021 I-Connect007. All rights reserved.