Cannonball Stack for Conductor Roughness Modeling

Reading time ( words)

In the GB/s regime, accurate modeling of conductor losses is a precursor to successful high-speed serial link designs. Failure to model roughness effects can ruin your day. For example, Figure 1 shows the simulated total loss of a 40-inch PCB trace without roughness compared to measured data. Total loss is the sum of dielectric and conductor losses. As can be seen, with just -3dB delta in insertion loss between simulated and measured data at 12.5 GHz, there is half the eye height opening with rough copper at 25GB/s.

According to Wikipedia, close-packing of equal spheres is defined as “a dense arrangement of congruent spheres in an infinite, regular arrangement (or lattice)." The cubic close-packed and hexagonal close-packed are examples of two regular lattices. The cannonball stack is an example of a cubic close-packing of equal spheres, and is the basis of modeling the surface roughness of a conductor in this article.

So, what do cannonballs have to do with modeling copper roughness anyway? Well, other than sharing the principle of close packing of equal spheres, and having a cool name, not very much.


In PCB construction, there is no such thing as a perfectly smooth conductor surface. There is always some degree of roughness that promotes adhesion to the dielectric material. Unfortunately this roughness also contributes to additional conductor loss.

Electro-deposited (ED) copper is widely used in the PCB industry. The manufacturing process sees a large rotating drum, made of polished stainless steel or titanium, which is partially submerged in a bath of copper sulfate solution. The cathode terminal is attached to the drum, while the anode terminal is submerged in the solution. A DC voltage supplies the anode and cathode with the correct polarity.

As the drum slowly rotates, copper is deposited onto it. A finished sheet of ED copper foil has two sides. The matte side faces the copper sulfate bath, while the drum side faces the rotating drum. Consequently, the drum side is always smoother than the matte side.

The matte side is usually attached to the prepreg sheets, prior to final pressing and curing, to form the core laminate. Prepreg is the term commonly used for a weave of glass fiber yarns pre-impregnated with resin which is only partially cured. To enhance adhesion, the matte side has additional treatment applied to roughen the surface. For high frequency boards, sometimes the drum side of the foil is laminated to the core. In this case it is referred to as reversed treated (RT) foil. Even after treatment, it is still smoother than standard treated foils.

To read this article, which appeared in the May 2015 issue of The PCB Design Magazine, click here.


Suggested Items

Who Really Owns the PCB Layout? Part 2

02/07/2018 | Paul Taubman, Nine Dot Connects
In Part 1 of this series, Paul Taubman made the bold statement that the PCB layout is just as much a mechanical effort as it is an electrical one. In Part 2, he threads the needle, explaining why he believes that a PCB truly a mechatronic design, and why mechanical engineers may be more prepared to take on the PCB layout.

PCB Cooling Strategies, Part 1

01/19/2018 | Bin Zhou, EDADOC
With the development of communication and IT industries and the ever-increasing demand for information analysis, many chip makers have racked their brains trying to provide customers with better technology, such as increased computing power and storage capacity of chips as well as diversifying their product offerings.

Tips & Tricks: Rule-Based PCB Layout

01/03/2018 | Duane Benson, Screaming Circuits
You’ll need to refer to your fab house, both to ensure that they can build what you need, and to get the final say on their design rules. Some fab houses even have downloadable design rules for various CAD packages. That makes setting things up a lot easier.

Copyright © 2018 I-Connect007. All rights reserved.