-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Performance Limitations of Backplane Links at 6 Gbps and Above
January 21, 2009 |Estimated reading time: Less than a minute
As data rates exceed 6 gigabits per second, the size of many physical structures within backplane interconnects become significant. For example, the electrical length of a typical backplane connector produces standing wave resonances between 2 GHz and 3 GHz. This can result in dramatic changes in crosstalk, mode conversion, and insertion loss deviation at fundamental frequencies of interest. These passive interconnect issues can be further compounded by common-mode issues and other challenges silicon vendors and chip designers must confront.
This paper, authored by Jason Chan, Brian Kirk and Jose Paniagua of Amphenol TCS and presented at DesignCon 2008, focuses on the major performance limitations seen across numerous backplane designs and proposes methods to improve the overall performance of such systems.
Click here to read.