-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueOpportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
Manufacturing Know-how
For this issue, we asked our expert contributors to share their thoughts on the absolute “must-know” aspects of fab, assembly and test that all designers should understand. In the end, we’re all in this together.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
EMA's TimingDesigner 9.1 Focuses on Altera's FPGA Flow
October 21, 2008 | EMA Design AutomationEstimated reading time: 2 minutes
EMA Design Automation announced TimingDesigner version 9.1, adding support for Synopsys Design Constraints (SDC) which provides the ability to interface with FPGA and ASIC design flows.
"With TimingDesigner 9.1, EMA has taken another step in helping our customers ensure their critical interfaces are designed right the first time," said Manny Marcano, president and CEO of EMA. "Timing closure is one of the biggest hurdles a digital design team faces. By providing users the ability to generate SDC from a timing diagram, EMA is enabling design teams to move forward with confidence knowing their constraints will be representative of their original design intent."
TimingDesigner is the industry standard tool for interface timing design. It provides an easy-to-use, intuitive method for defining and analyzing interface timing requirements. The introduction of version 9.1 makes TimingDesigner the only tool that can generate SDC timing constraints from a timing diagram. This enables users to visually define design requirements and then automatically generate SDC to drive place-and-route.
Generating SDC directly from a timing diagram removes any confusion as to the intent behind the constraints and allows users to visually debug and refine their SDC with ease. It also greatly reduces the learning curve for users new to the SDC format.
The initial release of TimingDesigner with SDC support focuses on the Altera FPGA design flow. "Altera works closely with the EMA development team to enable a tight, seamless interface between our Quartus II software and TimingDesigner," said Chris Balough, senior director of software, embedded, and DSP marketing at Altera. "As a result of this effort, customers can leverage the graphical timing analysis features of TimingDesigner to rapidly develop their SDC timing constraints for Altera devices, with the overall system requirements in mind."
TimingDesigner 9.1 also includes a number of general productivity enhancements and updates as part of the ongoing efforts to provide the highest quality timing analysis software on the market.
TimingDesigner 9.1 will be available at the end of October starting at $2,995 and is free to existing customers with a valid maintenance contract. For more information, visit www.TimingDesigner.com or call 800-813-7494.
About EMA Design Automation Inc.
EMA Design Automation offers leading product development solutions including a complete range of product lifecycle management systems, electrical CAD tools, mechanical CAD tools, consulting services, training, and technical support. EMA is a Cadence Channel Partner serving all of North America and a PTC Partner addressing the product development needs of companies globally. EMA manufactures TimingDesigner, a static timing analysis solution, and distributes it through a worldwide network of value added resellers. EMA is a privately held corporation headquartered in Rochester, New York. Visit EMA at www.ema-eda.com for more information.