-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueOpportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
Manufacturing Know-how
For this issue, we asked our expert contributors to share their thoughts on the absolute “must-know” aspects of fab, assembly and test that all designers should understand. In the end, we’re all in this together.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Design Tips for Lowering Costs of Fab and Assembly
August 25, 2022 | Cherie Litson, CID+, Litson1 ConsultingEstimated reading time: 2 minutes
This is the million-dollar question of every project: How can I cut the cost of the PCB?
There are about a thousand answers to this question. I may be exaggerating a little bit, but not much, especially when you consider that there are about 4218 different ways a PCB could fail. That’s a lot, but fortunately you really need to have a significant combination of these failures before it makes the boards unusable.
That said, there are a few simple guidelines that everyone can follow to reduce costs. I talk about them in my IPC CID and CID+ courses. Designers, fabricators, and assemblers talk about them in a variety of articles. Some professionals who have published some great articles on cost-saving strategies include Tara Dunn, Happy Holden, Chris Church, Kella Knack, Judy Warner, Julie Ellis, Lars Wallin, and many, many others.
It’s not as simple as saying, “Just cut down the layer count” or “Just use smaller parts and traces.” Here’s another: “Just use standard FR-4 material.” Then there’s, “Just don’t use blind and buried vias.”
These will certainly work if you make them happen, but they are not always the go-to answers on how to reduce costs. I’ve actually reduced the cost of some boards by doing the opposite of what you would normally think you should do. Here are some examples:
- Adding layers: This cut the cost of the board because I could increase the size and spacing of the traces. I was able to add an extra GND layer for shielding and better electrical performance. I had less fallout, less bow and twist, and easier manufacturing; thus, I cut the final costs.
- Using larger components: When only one component on the board had pin spacing less than 0.5 mm, it didn’t save any space at all. This part needed a special paste mask and we had to have extra spacing for the masking. Replacing it with a larger package saved us space on the board and cost less in manufacturing.
- Using higher-temp materials: This helped the board to withstand the stresses of manufacturing. It cut down on stress failures and fallout, thus cutting the overall costs.
- Using blind and through-vias: This improved breakout from fine-pitch parts. It wasn’t as expensive as using blind, buried, and through-vias; it improved power connectivity, and saved space on the board.
- Split one board into two boards: I modularized high-power, larger-pitch circuits and low-power, small-pitch circuits. The electrical requirements for these are different and become cost-adders for manufacturing when combined. Creating two boards, one with thick copper and larger features, the other with thin copper and smaller features, allowed each to be easily created at less overall cost.
So, here’s my take on how to reduce your costs:
Planning Ahead
This is one of the most important jobs of the program manager (PM). You’d be surprised how many DFM issues start with the PM. So, how does the PM influence the costs?
To read this entire article, which appeared in the August 2022 issue of Design007 Magazine, click here.
Suggested Items
AT&S Shines with Purest Copper on World Recycling Day
03/18/2024 | AT&SThe Styrian microelectronics specialist AT&S is taking World Recycling Day as an opportunity to review the progress that has been made in recent months at its sites around the world in terms of the efficient use of resources:
Matrix to Exhibit at IPC APEX EXPO 2024 in Anaheim, CA
03/05/2024 | MatrixMatrix will be exhibiting at IPC APEX EXPO 2024, to be held on April 9-12, 2024, at the Anaheim Convention Center, Anaheim, CA.
The Chemical Connection: Getting to Know Your Vendor
02/16/2024 | Don Ball -- Column: The Chemical ConnectionAfter working for a capital equipment supplier for almost 50 years, I’ve found that the most important part of getting to know your vendor is good communication among all parties. While contact between fabricators of a constantly changing product line and the designers of those products may occur daily or weekly, conversations between you and your equipment supplier may be years apart. That lengthy gap often means that previous contacts may have been promoted, retired, or moved on to other opportunities. You may have also migrated to a new supplier with whom you have little or no history. In either case, you will be interacting with someone you are unfamiliar with (as they are with you). Therefore, it is essential for both sides to communicate clearly so expectations will align.
EIPC Winter Conference 2024, Day 2: A Closer Look at Global Trends
02/14/2024 | Pete Starkey, I-Connect007The opening session of the second day’s conference proceedings focused on global PCB trends and was introduced and moderated by Dr. Michele Stampanoni, vice president of strategic sales and business development at Cicor Group in Switzerland. He opened the session with Dr. Hayao Nakahara’s knowledgeable and enlightening video presentation on the IC substrates industry.
EIPC Winter Conference 2024, Day 1: A Grab-bag of Technical Topics
02/12/2024 | Pete Starkey, I-Connect007The 2024 Winter Conference of the EIPC took place January 30 and 31 at the IHK Academie in Villingen-Schwenningen, Germany. The keynote session will be reported separately. Here is my review of the first day’s conference proceedings.