Reading time ( words)
Does putting a ground pour on PCB signal layers make the isolation better or worse? It can go either way, but with the proper knowledge and application, this technique will improve your designs.
In this article, I’ll discuss how to simulate trace-to-trace isolation with true electromagnetic simulation software. We’ll also cover a variety of rules of thumb that can help you stay away from trouble.
Fact or Fiction?
Recently an acquaintance told me, “I have heard that putting a copper pour on a signal layer between traces actually makes the isolation between the traces worse.” I grabbed one of my RF boards and said, “If that is so, then how do all these RF boards that I have done with co-planar waveguide over ground manage to function? They all have copper pours on the signal layer, and they work to very high frequencies.”
Since co-planar waveguide over ground (CPWG), which is essentially “pouring copper on a signal layer,” is used for a lot of RF work, and is proven to work for very high-performance RF circuits, how did this contradictory opinion catch on in the industry?
To investigate this, I used a one-inch section of 50-ohm microstrip consisting of an aggressor trace from ports 1 to 2 and a victim trace running in parallel from ports 3 to 4. I used typical values for the dimensions as might be on a real PCB. The trace width is 20 mils, with a spacing of 60 mils from center to center, over an FR-4 substrate, 9.5 mils thick, with a modeled Er of 4.4.
To read this entire article, which appeared in the March 2022 issue of Design007 Magazine, click here.
Share
Suggested Items
02/09/2023 |
Zachariah Peterson, NWES
As I look back on 2022, I’m realizing that my company plays multiple roles in client projects beyond just designing circuits and PCBs. Sure, we’re primarily a PCB design company, but we also help with things that happen outside the PCB. This includes tasks like enclosure design, defining mechanical constraints, simulating electrical behavior, mating boards into larger assemblies, selecting cabling, and defining test requirements, all of which slowly creep into the standard scope of work for design projects.
02/02/2023 |
Andy Shaughnessy, Design007
As George Costanza would say, “DesignCon is back, baby!” The show opened Wednesday morning, and it really felt like old times again. The aisles of the Santa Clara Convention Center were busy, and the classrooms for the technical conference were nearly full. And I spoke—or tried to speak—with quite a few engineers who spoke almost no English. That’s a good sign; in recent years, there were very few attendees from outside the U.S. because of Covid restrictions. The Pacific Rim is well represented this year.
12/30/2022 |
Happy Holden, I-Connect007
Gerry Partida, vice president of technology at Summit Interconnect, authored a technical paper, “Next Progression in Microvia Reliability Validation—Reflow Simulation of a PCB Design Attributes and Material Structural Properties During the PCB Design Process,” at IPC APEX EXPO 2022, and it’s worth revisiting. This significant paper on microvia reliability validation provides a summary of what’s been happening in the microvia fabrication arena, especially regarding the issue of latent defects in stacked microvias.
