Mentor July 28 Webinar: A Hybrid Design Verification Methodology


Reading time ( words)

This webinar, hosted by Mentor, a Siemens business, will present a hybrid approach for post-route verification that quickly and automatically screens designs for potential faults across multiple disciplines. Potential faults can then be reviewed by the designer and further quantified through simulation if necessary. This method permits near real-time checking of layout as the design progresses. It also eliminates the delays and quality issues associated with manual design reviews while providing complete coverage of high-speed, and safety layout constraints to ensure all requirements have been satisfied.

What Attendees Will Learn

  • The most commonly found layout problems in PCB designs
  • How to detect hidden electrical issues that generate EMI or poor signal quality
  • Knowing which PCB checks can be done quickly and easily, in order to identify where to model and simulate effectively
  • High-voltage safety issues and why creepage and clearance are important to measure
  • The benefits of automating otherwise tedious design inspection
  • How to use HyperLynx DRC easily and effectively in any PCB design flow

This webinar will be presented by Rory Riggs, technical marketing engineer for the Electronic Board Systems division at Mentor, a Siemens business. 

Date/Time
Wednesday, July 28
2 pm Europe/London/2 pm US/Eastern

Registration
To register, or for more information, click here.

Share




Suggested Items

Book Excerpt: An Introduction to The Printed Circuit Designer’s Guide to… Stackups

07/07/2022 | I-Connect007
To give readers a sample of The Printed Circuit Designer’s Guide to... Stackups—The Design within the Design, by Bill Hargin, we are providing the book's introduction. He writes, "Another book about stackups? If you’re asking this question, I’d like to know the book you’re thinking of, as I was looking for it a few years back. I have a pretty good PCB signal integrity (SI) library, and I’ve only found one chapter on stackup design so far."

Rambus Driving a CXL Memory Option

06/30/2022 | Nolan Johnson, I-Connect007
In this interview with Arjun Bangre, director of product for high-speed interface IPs for PCI Express and CXL at Rambus, the discussion revolves around new developments in CXL, PCI Express, and interoperable IP solutions that Rambus has developed.

Pulsonix Collision Avoidance to Bring Mechanical Capabilities Into ECAD

05/19/2022 | I-Connect007 Editorial Team
The I-Connect Editorial Team recently spoke with Bob Williams, managing director of Pulsonix. He discussed some of the new features in the upcoming version of the Pulsonix PCB design tool, Version 12, including collision avoidance and other 3D options that allow certain MCAD functions within the ECAD environment.



Copyright © 2022 I-Connect007. All rights reserved.