Mentor July 28 Webinar: A Hybrid Design Verification Methodology

Reading time ( words)

This webinar, hosted by Mentor, a Siemens business, will present a hybrid approach for post-route verification that quickly and automatically screens designs for potential faults across multiple disciplines. Potential faults can then be reviewed by the designer and further quantified through simulation if necessary. This method permits near real-time checking of layout as the design progresses. It also eliminates the delays and quality issues associated with manual design reviews while providing complete coverage of high-speed, and safety layout constraints to ensure all requirements have been satisfied.

What Attendees Will Learn

• The most commonly found layout problems in PCB designs
• How to detect hidden electrical issues that generate EMI or poor signal quality
• Knowing which PCB checks can be done quickly and easily, in order to identify where to model and simulate effectively
• High-voltage safety issues and why creepage and clearance are important to measure
• The benefits of automating otherwise tedious design inspection
• How to use HyperLynx DRC easily and effectively in any PCB design flow

This webinar will be presented by Rory Riggs, technical marketing engineer for the Electronic Board Systems division at Mentor, a Siemens business. 

Date/Time
Wednesday, July 28
2 pm Europe/London/2 pm US/Eastern

Registration
To register, or for more information, click here.

06/17/2021 | Dana Korf, Korf Consultancy

The original Star Trek series came into my life in 1966 as I was entering sixth grade. I was fascinated by the technology being used, such as communicators and phasers, and the crazy assortment of humans and aliens in each episode. My favorite episode is “The Trouble with Tribbles,” an episode combining cute Tribbles, science, and good/bad guys—sprinkled with sarcastic humor.

04/30/2021 | Ed Acheson, Cadence Design Systems

With the current design transfer formats, rigid-flex designers face a hand-off conundrum. You know the situation: My rigid-flex design is done so now it is time to get this built and into the product. Reviewing the documentation reveals that there are tables to define the different stackup definitions used in the design. The cross-references for the different zones to areas of the design are all there, I think. The last time a zone definition was missed, we caused a costly mistake.

04/29/2021 | Bill Hargin, Z-zero

When Bill Hargin was cutting his teeth in high-speed PCB design some 25 years ago, speeds were slow, layer counts were low, dielectric constants and loss tangents were high, design margins were wide, copper roughness didn’t matter, and glass-weave styles didn’t matter. Dielectrics were called “FR-4” and their properties didn’t matter much. A fast PCI bus operated at just 66 MHz. Times have certainly changed.