-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueLevel Up Your Design Skills
This month, our contributors discuss the PCB design classes available at IPC APEX EXPO 2024. As they explain, these courses cover everything from the basics of design through avoiding over-constraining high-speed boards, and so much more!
Opportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Book Excerpt: Power Integrity By Example, Chapter 5
July 16, 2020 | Fadi Deek, Mentor, a Siemens BusinessEstimated reading time: 2 minutes
The following is an excerpt from The Printed Circuit Designer's Guide to... Power Integrity by Example, written by Fadi Deek of Mentor, a Siemens Business. In this free eBook, Deek addresses problematic issues within electronic transmissions, and presents a variety of simulations and analyses in every chapter.
Chapter 5: Reducing Via-to-Via Coupling Using Capacitors
The peak noise shown in Figure 4.4 from a single rising-edge simulation was around 10 mV of noise with the aggressor switching up to 800 mV. This means the percentage of noise coupled from one via is 10/800 mV = 1.25%.
Coming from one aggressor via, this does not seem like a significant amount. However, in a printed circuit board, there are hundreds or even thousands of vias. This quickly becomes an important issue if a fraction of vias switch simultaneously.
In order to reduce the crosstalk level from all vias at once, the impedance of the cavity should be reduced. If the impedance is lowered, that means the voltage noise level propagating through the cavity is also lowered, because the two are directly proportional, as described by Ohm’s law.
Figure 5.1: Impedance profile, with 2-mil cavity in blue and 30-mil cavity in red.
Two methods to reduce cavity impedance are explored. One method is to reduce the cavity thickness from 30 mils to 2 mils. As shown in a previous section, the impedance dropped and the cavity was almost transparent.
It is always important to examine the cavity impedance profile to know what coupling and noise to expect. A comparison of the impedance profile with a 2-mil cavity versus a 30-mil cavity is plotted in Figure 5.1. The decrease in the cavity impedance shifted the LESL – Ccavity parallel resonance to around 16 MHz and the impedance dropped, too.
Figure 5.2: Via-to-via coupling, with 2-mil cavity in blue and 30-mil cavity in red.
Based on this, the noise injected into the cavity should be reduced and the period of the ringing should be longer than before at 62 ns. A simulation was run to measure the crosstalk between the vias and is plotted in Figure 5.2. The peak crosstalk is now measured on the blue plot a little bit higher than 1.2 mV. This is a significant decrease with just one simple change—the noise level percentage dropped to 0.1% for the 2-mil cavity from 1.25% for the 30-mil cavity.
To download your free copy of The Printed Circuit Designer’s Guide to…Power Integrity by Example, click here.
To visit the I-Connect007 library and check out the entire lineup of free eBooks, click here.
Suggested Items
Three Industry Leaders Receive IPC President’s Award
04/17/2024 | IPCIn recognition of their leadership and significant contributions of time and talent to IPC and the electronics industry, three IPC volunteers were presented with the IPC President’s Award at IPC APEX EXPO in Anaheim, Calif., on April 9, 2024.
Marcy's Musings: The Growing Industry
04/16/2024 | Marcy LaRont -- Column: Marcy's MusingsAfter decades of steady decline in the U.S. and Europe, the PCB industry is finally growing, especially in China Plus One countries. The U.S. for example, which seemed to have abdicated its title as the world leader in innovating high-technology cutting-edge manufacturing processes, is now in a race to regain what it lost and then some. The PCB fabrication industry is growing in the West, thanks to DoD funding, the CHIPS and Science Act, and hopefully, the passing of HR 3249, the Printed Circuit Board and Substrates Act.
FTG Announces Q1 2024 Financial Results
04/12/2024 | Firan Technology Group CorporationDuring Q1 2024, the Corporation has continued to invest in technology in existing sites, grow the business organically, and integrate the two acquisitions completed last year. FTG is strategically deploying its capital in ways that will drive increased shareholder returns for the future in both the near term and long term. Specifically, FTG accomplished the following in Q1 2024, which continues to improve the Corporation and position it for the future:
An Ultimate Goal in Sustainability: Recyclable PCBs
04/11/2024 | Marcy LaRont, PCB007 MagazineWho doesn’t believe in recycling? “Re-use, repurpose, recycle” has been a drumbeat for more than two decades. Our children learn about it in primary school. Full university departments devoted to environmental science and sustainability in universities forward their discipline for the world's benefit. In theory, we all get behind the concept of recycling, even if the nuances of execution may fall short.
DuPont Unveils Pyralux ML Laminate Series, Offering High Thermal Management for Extreme Environments
04/09/2024 | DuPontDuPont introduced the DuPont™ Pyralux® ML Series of double-sided metal-clad laminates, a unique addition to its extensive family of Pyralux® laminates for flexible and rigid-flex printed circuit boards (PCBs).