Sign Up For Mentor’s July 21 Webinar: FPGA-PCB Co-design

Reading time ( words)

Today’s leading-edge systems require a modern FPGA I/O optimization interface that enables you to quickly perform pin swapping and layout-based I/O optimization within the PCB design flow. Fact is, the lack of, or poor FPGA I/O optimization often leads to longer routing cycles and longer trace lengths which in turn result in the need for additional signal layers and vias which can impact signal integrity. A design tool flow with FPGA I/O Optimizer technology eliminates the barriers between FPGA and PCB designers and provides “correct-by-construction” FPGA I/O assignment allowing pin swapping and layout-based I/O optimization within the PCB process.

The ability to read in, export and synchronize FPGA designers’ HDL and constraint files ensures full consistency during the iterative concurrent design process. Incidentally, it also allows creating high pin count FPGA PCB parts ready for instantiation in minutes. Modern FPGA I/O optimization helps you not only accelerate design time-to-market, but also reduces manufacturing costs.

In this webinar by Mentor, a Siemens business, attendees will learn how modern FPGA I/O optimization can help you not only accelerate design time-to-market, but also reduce manufacturing costs.

What Attendees Will Learn

  • How to create a multi-thousand pin FPGA part in minutes
  • How to enable collaboration between FPGA and PCB designers
  • How to optimize FPGA pin assignment in the context of the PCB layout

Who Should Attend

  • Electrical engineers
  • PCB designers
  • Engineering managers
  • Anyone interested in FPGA-PCB co-design


July 21, 2020
2-3 PM London Time

July 21, 2020
2-3 PM Eastern Time (US)

To register for this webinar or for more information, click here.



Suggested Items

Emerging Engineer: Jesse Vaughan

03/31/2021 | Andy Shaughnessy, Design007 Magazine
Jesse Vaughan, a member of the IPC Emerging Engineer program, discusses some of the takeaways from this year's virtual IPC APEX EXPO.

Brad Griffin Discusses Cadence’s New Transient Solver Technology

10/26/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy speaks with Brad Griffin, product marketing director for Cadence Design Systems, about their new Clarity 3D Transient Solver, which is designed for system-level EMI simulation. Brad explains how the new solver, based on the company’s matrix technology, can yield results 10 times faster than existing solvers when simulating IC packages, PCBs, and SoIC designs.

Just Ask Happy: Manufacturing Issues From a Designer’s Viewpoint

07/23/2020 | I-Connect007 Editorial Team
We asked for you to send in your questions for Happy Holden, and you took us up on it! The questions you've posed run the gamut, covering technology, the worldwide fab market, and everything in between. Enjoy.

Copyright © 2021 I-Connect007. All rights reserved.