Sign Up For Mentor’s July 21 Webinar: FPGA-PCB Co-design


Reading time ( words)

Today’s leading-edge systems require a modern FPGA I/O optimization interface that enables you to quickly perform pin swapping and layout-based I/O optimization within the PCB design flow. Fact is, the lack of, or poor FPGA I/O optimization often leads to longer routing cycles and longer trace lengths which in turn result in the need for additional signal layers and vias which can impact signal integrity. A design tool flow with FPGA I/O Optimizer technology eliminates the barriers between FPGA and PCB designers and provides “correct-by-construction” FPGA I/O assignment allowing pin swapping and layout-based I/O optimization within the PCB process.

The ability to read in, export and synchronize FPGA designers’ HDL and constraint files ensures full consistency during the iterative concurrent design process. Incidentally, it also allows creating high pin count FPGA PCB parts ready for instantiation in minutes. Modern FPGA I/O optimization helps you not only accelerate design time-to-market, but also reduces manufacturing costs.

In this webinar by Mentor, a Siemens business, attendees will learn how modern FPGA I/O optimization can help you not only accelerate design time-to-market, but also reduce manufacturing costs.

What Attendees Will Learn

  • How to create a multi-thousand pin FPGA part in minutes
  • How to enable collaboration between FPGA and PCB designers
  • How to optimize FPGA pin assignment in the context of the PCB layout

Who Should Attend

  • Electrical engineers
  • PCB designers
  • Engineering managers
  • Anyone interested in FPGA-PCB co-design

Date/Time

July 21, 2020
2-3 PM London Time

July 21, 2020
2-3 PM Eastern Time (US)

To register for this webinar or for more information, click here.

Share

Print


Suggested Items

Real Time with… AltiumLive 2020: Greg Ziraldo on a New Approach to DFM

10/08/2020 | I-Connect007 Editorial Team
Andy Shaughnessy speaks with Greg Ziraldo, senior director of operations at Advanced Assembly, about his AltiumLive panel, "Design With Manufacturing." Greg discusses things that designers and electrical engineers should keep in mind regarding assembly during the design process, as well as a few ideas that he hopes attendees will take away.

Real Time with… AltiumLive 2020: A Novel Idea—Design With Manufacturing

10/07/2020 | I-Connect007 Editorial Team
Andy Shaughnessy speaks with Jeremie Waller, senior electrical engineer at Quantel USA, about the panel he’ll be participating in during AltiumLive 2020 on design with manufacturing. He and panelists Gerry Partida of Summit Interconnect and Greg Zhiraldo of Advanced Assembly will discuss why designers need to see their fabrication and assembly providers as true partners, not just customers, and why communication is such a vital part of the design process.

Combatting Thermal Challenges With TRM Software

10/07/2020 | I-Connect007 Editorial Team
Johannes Adam is the creator of a simulation tool called Thermal Risk Management (TRM) used to help PCB designers and design engineers predict hot spots on the board before during layout. He and Douglas Brooks, founder of UltraCAD Design, have used the tool to produce several technical articles and a book on the subject. In this interview, they tackle the biggest misconceptions they see from designers and engineers who deal with thermal management issues.



Copyright © 2020 I-Connect007. All rights reserved.