Mentor Webinar: Ensuring DDR4 Electrical Performance at Intended Data Rates


Reading time ( words)

DDR interfaces have many signal integrity and timing requirements that must be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task, or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.

This on-demand webinar will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.

The webinar is presented by Min Maung, a senior technical marketing engineer for HyperLynx Analysis Tools Suite for the Electronic Board Systems segment at Mentor, a Siemens Business.

To view this on-demand webinar, or for more information, click here.

Share

Print


Suggested Items

Real Time with… AltiumLive 2020: Greg Ziraldo on a New Approach to DFM

10/08/2020 | I-Connect007 Editorial Team
Andy Shaughnessy speaks with Greg Ziraldo, senior director of operations at Advanced Assembly, about his AltiumLive panel, "Design With Manufacturing." Greg discusses things that designers and electrical engineers should keep in mind regarding assembly during the design process, as well as a few ideas that he hopes attendees will take away.

Real Time with… AltiumLive 2020: A Novel Idea—Design With Manufacturing

10/07/2020 | I-Connect007 Editorial Team
Andy Shaughnessy speaks with Jeremie Waller, senior electrical engineer at Quantel USA, about the panel he’ll be participating in during AltiumLive 2020 on design with manufacturing. He and panelists Gerry Partida of Summit Interconnect and Greg Zhiraldo of Advanced Assembly will discuss why designers need to see their fabrication and assembly providers as true partners, not just customers, and why communication is such a vital part of the design process.

Combatting Thermal Challenges With TRM Software

10/07/2020 | I-Connect007 Editorial Team
Johannes Adam is the creator of a simulation tool called Thermal Risk Management (TRM) used to help PCB designers and design engineers predict hot spots on the board before during layout. He and Douglas Brooks, founder of UltraCAD Design, have used the tool to produce several technical articles and a book on the subject. In this interview, they tackle the biggest misconceptions they see from designers and engineers who deal with thermal management issues.



Copyright © 2020 I-Connect007. All rights reserved.