Mentor Webinar May 26: Customizing DDR4 Designs for Cost and Performance


Reading time ( words)

Designers often rely on guidelines provided by controller vendors to drive PCB layout, but following those rules isn’t always possible. DDR layout guidelines can also drive up a board’s manufacturing costs, because they tend to be conservative. Dedicated SI experts have long used pre-layout simulation to develop their own layout rules that optimize design margin and cost for their particular applications, but SI experts are a scarce resource in most organizations.

This webinar will discuss the different design variables that can affect DDR design margin, and show how board and system designers can use HyperLynx pre-layout simulation to develop layout rules that will optimize design margins and minimize cost.

What Attendees Will Learn

  • Designing a stackup to meet impedance requirements
  • Balancing inter-trace spacing against impedance and crosstalk
  • Balancing drive strength and inter-trace spacing against crosstalk
  • Using simulation to derive board-level layout rules
  • Predicting design operating margins before layout
  • Optimizing drive strength and receiver ODT settings

Date/Time

Tuesday, May 26, 2020
2 PM US/Eastern
2 PM Europe/London
10 AM Asia/Singapore

To register, click here.

Share

Print


Suggested Items

Real Time with… AltiumLive Europe 2020: Eric Bogatin’s ‘Unlearning’ Keynote

10/27/2020 | Pete Starkey, I-Connect007
Pete Starkey admits to not being a Star Wars freak, but he was impressed by Yoda’s iconic wisdom and philosophy and intrigued by his advice that, “You must unlearn what you have learned.” Here, he describes how attending Dr. Eric Bogatin’s keynote at the AltiumLive Europe 2020 Virtual Summit was an enlightening experience.

Brad Griffin Discusses Cadence’s New Transient Solver Technology

10/26/2020 | Andy Shaughnessy, Design007 Magazine
Andy Shaughnessy speaks with Brad Griffin, product marketing director for Cadence Design Systems, about their new Clarity 3D Transient Solver, which is designed for system-level EMI simulation. Brad explains how the new solver, based on the company’s matrix technology, can yield results 10 times faster than existing solvers when simulating IC packages, PCBs, and SoIC designs.

Real Time with… AltiumLive Europe: 21st-Century Tools Keynote

10/22/2020 | Pete Starkey, I-Connect007
Good morning, Europe!” Altium VP of Marketing Lawrence Romine said as he introduced the European edition of Altium’s PCB design conference—established as an annual must-attend event, but for 2020 presented in a virtual format. Pete Starkey brings you the details from AltiumLive Europe's opening keynote on 21st-century tools and what's coming in 2021.



Copyright © 2020 I-Connect007. All rights reserved.