Cadence Expands Design IP Portfolio with 56G Long-Reach PAM4 SerDes


Reading time ( words)

Cadence Design Systems, Inc. recently announced the availability of 56G long-reach SerDes IP on TSMC’s N7 and N6 process technologies. 

Hyperscale computing continues to be the main driver for very high-speed SerDes, and 112G/56G is a key enabler for cloud data center and optical networking applications. 56G connectivity is particularly important for 5G infrastructure deployment, both in baseband and remote radio head systems. To address this broader market, Cadence has expanded its PAM4 SerDes portfolio with 56G long-reach SerDes IP on the TSMC N7 and N6 processes delivering optimized power, performance and area (PPA). For more information on the 56G long-reach PAM4 SerDes, please visit www.cadence.com/go/56GSerDes.

Cadence is ready to engage with customers immediately on 5G, compute server processor and machine learning workload-accelerator system-on-chip (SoC) design enablement. The Cadence® 56G long-reach SerDes IP delivers design excellence in support of the Cadence Intelligent System Design strategy, offering designers a number of benefits, including:

  • Best-in-class 36db+ insertion loss using Cadence’s well-proven multi-rate DSP technology
  • Industrial temperature rangeCPRI data rate support and per-lane PLL are ideal for 5G applications
  • 56G long-reach performance has been achieved on N7 test silicon and is compatible with the N6 process
  • Fully compliant with the IEEE standard specification
  • Programmable power configurations via a unique firmware-controlled adaptive power optimizer, which provides optimal power and performance tradeoffs and more efficient system designs based on platform requirements
  • Optimal data recovery through the programmable DSP-based architecture, which allows optimal power delivery for a given reach and provides superior data recovery under lossy and noisy channel conditions
  • Improved flexibility enabled by the extended reach capability lets customers use lower cost PCBs and achieve greater flexibility in PCB and system design

“We are pleased to see Cadence expand its PAM4 offerings to include 56G and extend support to TSMC N7 and N6 process technologies,” said Suk Lee, senior director of the Design Infrastructure Management Division at TSMC. “This joint effort combining Cadence’s leading edge SerDes IP and TSMC’s advanced process technologies will help our customers unleash their silicon innovations for emerging 5G and hyperscale data center applications.”

“After being first to market in 2019 with silicon-proven 112G-LR SerDes on TSMC 7nm technology, we have now expanded our offering to include PPA-optimized 56G-LR to address the connectivity needs of the 5G infrastructure and AI/ML market. This new PAM4-based 56G-LR SerDes is based on Cadence’s well-proven multi-rate DSP technology,” said Rishi Chugh, vice president of product marketing, IP Group at Cadence. “The availability of Cadence’s 56G long-reach SerDes IP on the TSMC N7 and N6 processes accelerates the adoption and deployment of cost-effective 100G and 400G networks.”

Share




Suggested Items

Cadence System Design Solutions Guide Available Now

04/14/2022 | I-Connect007 Editorial Team
You already have the I-Connect007 book "The System Designer's Guide to... System Analysis", written by Brad Griffin of Cadence Design Systems. Now, download the bonus companion guide, "The Cadence System Design Solutions Guide" for solutions to all your complex system analysis needs. Put Cadence’s expert knowledge into action!

Book Excerpt: 'The Printed Circuit Designer’s Guide to… High Performance Materials', Chapter 1

03/17/2022 | I-Connect007 Editorial Team
Choosing the right material for your application can be a major challenge. These are “cost to performance” decisions that need to be made to select material that will meet the expected performance requirements and the desired cost targets. Selecting a material that meets cost targets but fails to perform in prototype development testing results in costly revision spins, cost increases and delays to market. Chapter 1 of this book helps readers understand what resin choices to make for optimal electrical performance.

Excerpt: The System Designer’s Guide to… System Analysis, Chapter 2

10/07/2021 | Brad Griffin, Cadence Design Systems
In Chapter 2 of this book, the subject involves the challenges in the design and development of data center systems. With the exponential growth in data center infrastructure for IT networking, numerous challenges have emerged, from limited ecosystems to high-performance computing issues. There are many constraints to building data centers and updating the equipment in them. Planning is critical in managing increased capacity in the existing data center space.



Copyright © 2023 I-Connect007 | IPC Publishing Group Inc. All rights reserved.