Mentor Webinar May 5: Ensuring DDR4 Performance at Intended Data Rate

Reading time ( words)

DDR interfaces have many signal integrity and timing requirements that need to be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.

This webinar by Mentor, a Siemens business, will be held twice on May 5, 2020: from 2-3 PM London time (UTC+1), and 2-3 PM Eastern time in the US. Presenter Min Maung will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.  

What Attendees Will Learn

  • DDR electrical requirements for signal integrity and timing
  • Why “routing by the rules” isn’t enough anymore
  • Why JEDEC specifications only give you half of the information you need
  • How controller/DRAM configuration affects routing requirements
  • How to use HyperLynx post-route verification to optimize margins for designs as routed

Who Should Attend

  • PCB/system designers
  • Engineering managers
  • Signal integrity specialists
  • PCB layout designers

To register for this web seminar, click here.




Suggested Items

A Textbook Look: Signal Integrity and Impedance

05/18/2022 | Pete Starkey, I-Connect007
Believing that I knew a bit about signal integrity and controlled impedance, I was pleased to take the opportunity to connect with an educational webinar that I hoped would extend my knowledge. In the event I was surprised at how little I actually knew, and the webinar was an excellent learning opportunity. The webinar was introduced and expertly moderated by Anna Brockman of Phoenix Contact in Germany.

Does Copper Pour on a Signal Layer Decrease Signal-To-Signal Isolation?

04/07/2022 | Steve Hageman, Analog Home
Does putting a ground pour on PCB signal layers make the isolation better or worse? It can go either way, but with the proper knowledge and application, this technique will improve your designs. In this article, I’ll discuss how to simulate trace-to-trace isolation with true electromagnetic simulation software. We’ll also cover a variety of rules of thumb that can help you stay away from trouble.

AltiumLive 2022: Power and Signal Integrity—Return to Sender

02/23/2022 | Andy Shaughnessy, Design007 Magazine
I recently spoke with Heidi Barnes and Stephen Slater, both engineers with Keysight Technologies, about their presentations at this year’s virtual AltiumLive. They discussed ways to avoid signal and power integrity challenges later by following simple board design practices early on, how SI and PI are interconnected, and why the return path must be more than an afterthought in high-speed designs.

Copyright © 2022 I-Connect007. All rights reserved.