-
- News
- Books
Featured Books
- design007 Magazine
Latest Issues
Current IssueOpportunities and Challenges
In this issue, our expert contributors discuss the many opportunities and challenges in the PCB design community, and what can be done to grow the numbers of PCB designers—and design instructors.
Embedded Design Techniques
Our expert contributors provide the knowledge this month that designers need to be aware of to make intelligent, educated decisions about embedded design. Many design and manufacturing hurdles can trip up designers who are new to this technology.
Manufacturing Know-how
For this issue, we asked our expert contributors to share their thoughts on the absolute “must-know” aspects of fab, assembly and test that all designers should understand. In the end, we’re all in this together.
- Articles
- Columns
Search Console
- Links
- Events
||| MENU - design007 Magazine
Mentor Webinar May 5: Ensuring DDR4 Performance at Intended Data Rate
April 23, 2020 | Mentor, a Siemens businessEstimated reading time: 1 minute
DDR interfaces have many signal integrity and timing requirements that need to be guaranteed between multiple signal groups. Conformance to the requirements should be verified before a board is fabricated to reduce the chance of prototype spins. Traditionally, designers have relied on dedicated SI experts to perform this task or laid out boards based on manufacturer’s guidelines and skipped post-route verification entirely, hoping to avoid problems in the lab. Increasing data rates have pushed DDR operating margins to the point where simply following physical design rules is no longer enough to ensure that a design will work as intended.
This webinar by Mentor, a Siemens business, will be held twice on May 5, 2020: from 2-3 PM London time (UTC+1), and 2-3 PM Eastern time in the US. Presenter Min Maung will discuss the different electrical requirements associated with DDR designs and show how board and system designers can use HyperLynx to perform post-route verification themselves, helping free up scarce SI experts to focus on their company’s most challenging analysis problems.
What Attendees Will Learn
- DDR electrical requirements for signal integrity and timing
- Why “routing by the rules” isn’t enough anymore
- Why JEDEC specifications only give you half of the information you need
- How controller/DRAM configuration affects routing requirements
- How to use HyperLynx post-route verification to optimize margins for designs as routed
Who Should Attend
- PCB/system designers
- Engineering managers
- Signal integrity specialists
- PCB layout designers
To register for this web seminar, click here.
Suggested Items
Revolutionary Cadence Reality Digital Twin Platform to Transform Data Center Design for the AI Era
03/19/2024 | Cadence Design SystemsCadence Design Systems, Inc. introduced the industry’s first comprehensive AI-driven digital twin solution to facilitate sustainable data center design and modernization, marking a significant leap forward in optimizing data center energy efficiency and operational capacity.
Altium to Exhibit Latest Innovations at Embedded World 2024
03/15/2024 | AltiumAltium (ASX: ALU), a global leader in electronics design systems, will be at Embedded World 2024 to reveal its latest innovations across its ecosystem, spanning Altium Designer,
OrCADX: High Performance That's Easy to Use
03/14/2024 | Andy Shaughnessy, I-Connect007During DesignCon, I spoke with Chris Banton of EMA about the newest developments around OrCADX, which provides PCB designers with more design automation capability across the whole design process in an easy-to-use GUI. As Chris says, this tool is designed for agile design teams, and features an updated PCB UX, an enhanced 3D engine, SolidWorks integration, and AI for a superior user experience.
Cadence Collaborates with Arm to Jumpstart the Automotive Chiplet Ecosystem
03/14/2024 | Cadence Design SystemsCadence Design Systems, Inc. announced a collaboration with Arm to deliver a chiplet-based reference design and software development platform to accelerate software-defined vehicle (SDV) innovation.
Happy’s Tech Talk #26: Balancing the Density Equation
03/14/2024 | Happy Holden -- Column: Happy’s Tech TalkPrinted circuit design and layout is a creative process that has profound implications for electronic products. With the need for more parts on an assembly, or the trend to make things smaller to be portable or for faster speeds, the design process is a challenging one. The process is one of “balancing the density equation” (Figure 1) with considerations for certain boundary conditions like electrical and thermal performance. Unfortunately, many designers do not realize that there is a mathematical process to the layout of a printed circuit